Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.
☆42Jul 30, 2026Updated 3 months ago
Alternatives and similar repositories for rtl-nic
Users that are interested in rtl-nic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆25Dec 11, 2023Updated 2 years ago
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆140Updated this week
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆30Apr 6, 2026Updated 7 months ago
- ☆64Sep 4, 2026Updated 2 months ago
- ☆48Oct 25, 2026Updated 2 weeks ago
- Translator for SystemVerilog DUT code to gHDL compatible VHDL code.☆28Updated this week
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- AI hardware engineer☆13Updated this week
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Updated this week
- ☆25Aug 9, 2026Updated 3 months ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆62Sep 1, 2026Updated 2 months ago
- Compiler for ManiT, a systems language whose native number system is balanced ternary (−1, 0, +1). Two backends: LLVM for native executio…☆22Sep 15, 2026Updated last month
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The shortest path from PyTorch to custom ASICs.☆150Nov 1, 2026Updated last week
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆26Updated this week
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆17Oct 2, 2026Updated last month
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- ☆26Aug 22, 2026Updated 2 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- This repository is a detailed summary of RTL design using sky130 PDK organized by VLSI System Design☆28Jun 1, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Dec 3, 2025Updated 11 months ago
- Vectorization of Verilog Designs☆14Jun 18, 2026Updated 4 months ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆34Feb 2, 2026Updated 9 months ago
- ☆14Sep 17, 2026Updated last month
- Development repository for openEMS workflow for IHP SG13G2☆80Nov 3, 2026Updated last week
- ☆42Oct 16, 2026Updated 3 weeks ago
Are these results useful?