A PCIe RTL implementation
☆27Aug 16, 2026Updated 2 months ago
Alternatives and similar repositories for SmolPCIe
Users that are interested in SmolPCIe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- An inhouse RISC-V 32-bits CPU☆22Nov 3, 2026Updated last week
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- AI hardware engineer☆13Updated this week
- ☆15Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- ☆23Sep 28, 2026Updated last month
- ☆25Aug 9, 2026Updated 3 months ago
- Compiler for ManiT, a systems language whose native number system is balanced ternary (−1, 0, +1). Two backends: LLVM for native executio…☆22Sep 15, 2026Updated last month
- ☆64Sep 4, 2026Updated 2 months ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆26Updated this week
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs☆48Updated this week
- The shortest path from PyTorch to custom ASICs.☆134Nov 1, 2026Updated last week
- ☆34Sep 1, 2026Updated 2 months ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Open-source desktop workspace for IC design — schematic capture, analog optimization, SPICE/RTL simulation, synthesis, and digital implem…☆14Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repo contains the scripts that are used to model and optimize an optical receiver.☆12Jun 4, 2024Updated 2 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Oct 28, 2026Updated last week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- ☆42Oct 16, 2026Updated 3 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A clone of Phase Beam Live Wallpaper from Android 4.0 ICS based on HTML5 Canvas☆11Dec 18, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆12May 18, 2021Updated 5 years ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated 2 months ago
- ARCH hardware description language and compiler☆79Updated this week
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆180Aug 20, 2026Updated 2 months ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- Experimental plugin to integrate Ollama in Kate for KDE☆17Apr 1, 2025Updated last year
Are these results useful?