sfmth / ibnalhaytham
32-bit RISC-V based processor with memory controler
☆15Updated 2 years ago
Alternatives and similar repositories for ibnalhaytham:
Users that are interested in ibnalhaytham are comparing it to the libraries listed below
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- ☆33Updated 4 months ago
- Wishbone interconnect utilities☆39Updated last month
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A padring generator for ASICs☆25Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A SoC for DOOM☆16Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Synthesizable temperature sensor for Tiny Tapeout 03, developed by IIC@JKU.☆20Updated last year
- ☆33Updated 4 years ago
- TinyTapeout-01 submission repo☆31Updated 2 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆18Updated 6 years ago
- Tools for FPGA development.☆44Updated last year
- ☆59Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 3 weeks ago
- ☆19Updated 7 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- ☆39Updated 2 years ago