sfmth / ibnalhaythamLinks
32-bit RISC-V based processor with memory controler
☆16Updated 3 years ago
Alternatives and similar repositories for ibnalhaytham
Users that are interested in ibnalhaytham are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- ☆38Updated last year
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- ☆71Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- ☆26Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆73Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- TinyTapeout-01 submission repo☆32Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆51Updated 3 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆14Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 8 months ago