sfmth / ibnalhaythamLinks
32-bit RISC-V based processor with memory controler
☆15Updated 2 years ago
Alternatives and similar repositories for ibnalhaytham
Users that are interested in ibnalhaytham are comparing it to the libraries listed below
Sorting:
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 3 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- ☆35Updated 8 months ago
- TinyTapeout-01 submission repo☆32Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- ☆70Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆30Updated 7 months ago
- ☆20Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Wishbone interconnect utilities☆41Updated 5 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆47Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year