sfmth / ibnalhaythamLinks
32-bit RISC-V based processor with memory controler
☆16Updated 3 years ago
Alternatives and similar repositories for ibnalhaytham
Users that are interested in ibnalhaytham are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 10 months ago
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- ☆71Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- ☆38Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆19Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- TinyTapeout-01 submission repo☆32Updated 3 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆16Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Updated this week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- Collection of projects for various FPGA development boards☆47Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago