JohnDRO / Golirev-IDELinks
An online Verilog IDE based on YosysJS.
☆24Updated 9 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below
Sorting:
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 2 weeks ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Enigma in FPGA☆29Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- OpenFPGA☆33Updated 7 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- chipy hdl☆17Updated 7 years ago
- ☆61Updated 2 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- Unofficial Yosys WebAssembly packages☆73Updated this week
- PicoRV☆43Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago