An online Verilog IDE based on YosysJS.
☆25Jan 7, 2016Updated 10 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 6, 2018Updated 7 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- ☆19Dec 18, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Topological Rubberband Autorouter for Printed Circuit Boards☆19Jan 2, 2016Updated 10 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 3 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- Minimal TCP/IP stack for non OS based micrcontroller enviornment.☆19Apr 19, 2020Updated 6 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 语音合成服务☆12Mar 18, 2023Updated 3 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆51Jun 14, 2023Updated 3 years ago
- Xilinx Unisim Library in Verilog☆91Jul 22, 2020Updated 5 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Chatbot application in C++ interacts with a user in simple English language and can simulate a conversation. It has a repository/database…☆11Dec 4, 2019Updated 6 years ago
- DEPRECATED, A reboot of my old HAL10K traderbot that was deprecated on MTGox crash. (new algos, new approach)☆13Nov 13, 2016Updated 9 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆16Jan 5, 2021Updated 5 years ago
- CGMiner fork, it add suport to Epiphany CPUs, used in Parallella.☆15Sep 23, 2013Updated 12 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- ☆113Feb 2, 2021Updated 5 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago