JohnDRO / Golirev-IDEView external linksLinks
An online Verilog IDE based on YosysJS.
☆24Jan 7, 2016Updated 10 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below
Sorting:
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Open source library to handle integers of any size in C☆14Apr 11, 2023Updated 2 years ago
- Minimal TCP/IP stack for non OS based micrcontroller enviornment.☆19Apr 19, 2020Updated 5 years ago
- Digital Logic Simulator☆34May 23, 2021Updated 4 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- A C to verilog compiler☆52Jun 20, 2015Updated 10 years ago
- ☆19Dec 18, 2024Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- A python based verilog parser☆20Jun 5, 2020Updated 5 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 10 years ago
- Dos Navigator is an orthodox file manager for MS-DOS written in 1991-1999.☆28Oct 17, 2025Updated 3 months ago
- A research platform and active library for generalised SAT solving☆33Jun 12, 2025Updated 8 months ago
- The Stochastic Local Search SAT Solver from UBC☆32Apr 10, 2022Updated 3 years ago
- Utilities and supplemental files supporting the aoe driver☆24Feb 2, 2026Updated 2 weeks ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- ☆28Jan 13, 2026Updated last month
- Simple, IO-based Haskell library for Erlang-inspired thread supervisors☆29Jun 7, 2022Updated 3 years ago
- Simple SoC in VHDL with full toolchain and custom board.☆28Jun 4, 2018Updated 7 years ago
- bleepsix☆28May 20, 2021Updated 4 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Sep 3, 2016Updated 9 years ago
- DepQBF, a solver for quantified boolean formulae (QBF).☆39Apr 11, 2023Updated 2 years ago
- Python Userspace TCP/IP Stack (historic upload from 2005)☆55Jul 4, 2010Updated 15 years ago
- ☆115Feb 2, 2021Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- Kansas Lava☆50Oct 6, 2019Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- Circuit analysis environment for Python☆61Sep 6, 2024Updated last year
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆38Mar 25, 2025Updated 10 months ago
- Chatbot application in C++ interacts with a user in simple English language and can simulate a conversation. It has a repository/database…☆11Dec 4, 2019Updated 6 years ago
- A lightweight dataframe & math toolkit for Rust☆26Aug 25, 2025Updated 5 months ago
- ☆11Sep 2, 2019Updated 6 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- A Terraria clone in Python, just for fun☆10Jun 7, 2020Updated 5 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Bringing together the best of both worlds.☆16Jul 15, 2024Updated last year
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- configurable, high-performance SAT solver, implementing incremental solving interface of MiniSat and IPASIR. Based on MiniSat (minisat.se…☆41Nov 20, 2023Updated 2 years ago