An online Verilog IDE based on YosysJS.
☆24Jan 7, 2016Updated 10 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 6, 2018Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- A delta debugger for SMT benchmarks in SMT-LIB v2.☆57Jun 30, 2025Updated 8 months ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ☆19Dec 18, 2024Updated last year
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆12Nov 19, 2018Updated 7 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- Make a rust executable that runs on AWS lambda☆10Mar 2, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 5 years ago
- A toolchain to build homebrew software for the Rigol DS1052e / DS1102d and other☆28Jun 26, 2012Updated 13 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 8 months ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 2 weeks ago
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- Minimal TCP/IP stack for non OS based micrcontroller enviornment.☆19Apr 19, 2020Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ioctl helper functions☆13Mar 26, 2018Updated 8 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Jun 14, 2023Updated 2 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Chatbot application in C++ interacts with a user in simple English language and can simulate a conversation. It has a repository/database…☆11Dec 4, 2019Updated 6 years ago
- Dockerfile with Vivado for CI☆12Apr 27, 2025Updated 11 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- FPGA core for ISO7816 smart card communication☆13Apr 28, 2022Updated 3 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆17Jan 5, 2021Updated 5 years ago
- Bringing together the best of both worlds.☆16Jul 15, 2024Updated last year
- A way to archive any site locally using Docker and HTTrack☆14Dec 20, 2020Updated 5 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago