JohnDRO / Golirev-IDELinks
An online Verilog IDE based on YosysJS.
☆24Updated 9 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below
Sorting:
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A reimplementation of a tiny stack CPU☆85Updated 2 years ago
- ☆19Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆30Updated this week
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated last month
- ☆61Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- OpenFPGA☆34Updated 7 years ago
- 🔁 elastic circuit toolchain☆32Updated last year
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Unofficial Yosys WebAssembly packages☆74Updated this week
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago