An online Verilog IDE based on YosysJS.
☆25Jan 7, 2016Updated 10 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- ☆19Dec 18, 2024Updated last year
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Open FPGA tools☆260Mar 30, 2020Updated 6 years ago
- Make a rust executable that runs on AWS lambda☆10Mar 2, 2021Updated 5 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 11 months ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 3 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- D3.js and ELK based schematic visualizer☆120May 13, 2026Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- ioctl helper functions☆13Mar 26, 2018Updated 8 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 语音合成服务☆12Mar 18, 2023Updated 3 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆50Jun 14, 2023Updated 3 years ago
- EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL☆71Apr 24, 2026Updated last month
- Xilinx Unisim Library in Verilog☆91Jul 22, 2020Updated 5 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Dockerfile with Vivado for CI☆12Apr 27, 2025Updated last year
- Chatbot application in C++ interacts with a user in simple English language and can simulate a conversation. It has a repository/database…☆11Dec 4, 2019Updated 6 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- FPGA core for ISO7816 smart card communication☆14Apr 28, 2022Updated 4 years ago
- ☆77Updated this week
- Successfully training approximations to full-rank matrices for efficiency in deep learning.☆16Jan 5, 2021Updated 5 years ago
- ☆22Nov 12, 2025Updated 7 months ago
- ☆113Feb 2, 2021Updated 5 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago