JohnDRO / Golirev-IDELinks
An online Verilog IDE based on YosysJS.
☆24Updated 9 years ago
Alternatives and similar repositories for Golirev-IDE
Users that are interested in Golirev-IDE are comparing it to the libraries listed below
Sorting:
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- OpenFPGA☆34Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated last month
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- ☆61Updated last year
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- PicoRV☆44Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- chipy hdl☆17Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- Yosys Plugins☆22Updated 6 years ago