☆13Mar 30, 2020Updated 6 years ago
Alternatives and similar repositories for silica
Users that are interested in silica are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Peak : Processor Specification Language ala Newell and Bell's ISP☆21Dec 5, 2023Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Oct 15, 2026Updated last week
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆23Jul 26, 2024Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆23Jun 14, 2023Updated 3 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated last week
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- ☆11Sep 14, 2020Updated 6 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ☆21Mar 3, 2026Updated 7 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 11 years ago
- Next generation CGRA generator☆119Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆19Jun 22, 2026Updated 4 months ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆13Aug 17, 2026Updated 2 months ago
- A spicy hardware description language with dependent types☆17Sep 25, 2022Updated 4 years ago
- Archive of MetaStuff lib☆12Nov 30, 2022Updated 3 years ago
- Pelican theme based on Bootstrap☆11Jun 17, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A library for programming iCE40 FPGA from Lattice Semi☆13Jun 2, 2026Updated 4 months ago
- ☆14Feb 14, 2022Updated 4 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 6 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated last week
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 3 years ago