Trying to get a new skill
☆32Dec 31, 2024Updated last year
Alternatives and similar repositories for 100-days-of-RTL
Users that are interested in 100-days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System Verilog using Functional Verification☆12Apr 8, 2024Updated last year
- ☆117Dec 24, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- Repository with QPSICE models dedicated to Power Electronics☆13Mar 20, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆112Jul 9, 2023Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- A modern open source toolbox for QFT control synthesis☆10Dec 2, 2021Updated 4 years ago
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 2 years ago
- Starter code for creating a USB Keyboard controller or dongle with Bluetooth output using a XIAO ESP32-S3 board.☆16Jan 16, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆19Feb 24, 2026Updated last month
- ☆14Dec 22, 2021Updated 4 years ago
- Simulink models of power electronics and electric motor drive circuits☆15Feb 5, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- I2C Master Verilog module☆37Jun 1, 2025Updated 9 months ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 本项目覆盖了AC-AC、AC-DC、DC-DC和DC-AC的基本电路仿真，旨在通过实际操作帮助 用户理解电力电子的基本原理和应用。 It includes basic circuit simulations for AC-AC, AC-DC, DC-DC, and DC-AC…☆18Apr 23, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- ADC & LCD Interfacing using Verilog & VHDL☆12Feb 27, 2017Updated 9 years ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- SDSoC platforms for Digilent Zynq boards☆12Mar 2, 2017Updated 9 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Tutorial 21: Introduction to Quantum Computing: From Algorithm to Hardware☆24Sep 9, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- segfault is a community driven hackzine☆12Updated this week
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- rv8 benchmark suite☆25Jul 30, 2020Updated 5 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- Example Verilog code for Ulx3s☆42May 5, 2022Updated 3 years ago