ItzzInfinity / 100-days-of-RTLLinks
Trying to get a new skill
☆24Updated 6 months ago
Alternatives and similar repositories for 100-days-of-RTL
Users that are interested in 100-days-of-RTL are comparing it to the libraries listed below
Sorting:
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆10Updated last year
- ☆113Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆111Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆83Updated 6 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated last month
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆161Updated last month
- SystemVerilog Tutorial☆159Updated 2 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- ☆161Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆172Updated this week
- ☆17Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- Solve one design problem each day for a month☆43Updated 2 years ago
- ☆11Updated 2 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆25Updated last year
- Verilog HDL files☆146Updated last year