ItzzInfinity / 100-days-of-RTLLinks
Trying to get a new skill
☆26Updated 10 months ago
Alternatives and similar repositories for 100-days-of-RTL
Users that are interested in 100-days-of-RTL are comparing it to the libraries listed below
Sorting:
- ☆11Updated last year
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- ☆117Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 3 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆28Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 11 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- ☆166Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆167Updated 2 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆100Updated 2 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 5 months ago
- ☆106Updated 3 weeks ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- Static Timing Analysis Full Course☆62Updated 2 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆13Updated last year
- ☆83Updated 9 months ago
- ☆15Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- ☆13Updated 3 years ago
- Home of the open-source EDA course.☆46Updated 4 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated last week
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated 2 months ago
- SystemVerilog Tutorial☆178Updated this week
- ☆43Updated 2 years ago
- Solve one design problem each day for a month☆48Updated 2 years ago