Trying to get a new skill
☆34Dec 31, 2024Updated last year
Alternatives and similar repositories for 100-days-of-RTL
Users that are interested in 100-days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- Repository with QPSICE models dedicated to Power Electronics☆14Mar 20, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆117Jul 9, 2023Updated 2 years ago
- Shramko GoPro13 Control App for multicamera 4dgs 3dgs rigs☆13Mar 12, 2025Updated last year
- A modern open source toolbox for QFT control synthesis☆10Dec 2, 2021Updated 4 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- opensource EDA tool flor VLSI design☆36Sep 17, 2023Updated 2 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 2 years ago
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆13Sep 26, 2021Updated 4 years ago
- 100 Days of RTL☆411Aug 15, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- I2C Master Verilog module☆38Jun 1, 2025Updated 11 months ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆22Feb 24, 2026Updated 2 months ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆111Jul 2, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- SDSoC platforms for Digilent Zynq boards☆11Mar 2, 2017Updated 9 years ago
- 本项目覆盖了AC-AC、AC-DC、DC-DC和DC-AC的基本电路仿真，旨在通过实际操作帮助用户理解电力电子的基本原理和应用。 It includes basic circuit simulations for AC-AC, AC-DC, DC-DC, and DC-AC…☆19Apr 23, 2024Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Tutorial 21: Introduction to Quantum Computing: From Algorithm to Hardware☆24Sep 9, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- segfault is a community driven hackzine☆12Mar 25, 2026Updated last month
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Source Code for 'Beginning Perl Programming' by William "Bo" Rothwell☆13Aug 1, 2019Updated 6 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- UART implementation using verilog☆36Feb 14, 2023Updated 3 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆37Jan 21, 2021Updated 5 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Python API and interactive web applications☆30Feb 2, 2026Updated 3 months ago
- Example Verilog code for Ulx3s☆43May 5, 2022Updated 4 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- Snapdragon Neural Processing Engine (SNPE) SDKThe Snapdragon Neural Processing Engine (SNPE) is a Qualcomm Snapdragon software accelerate…☆37Apr 8, 2022Updated 4 years ago