Trying to get a new skill
☆39Dec 31, 2024Updated last year
Alternatives and similar repositories for 100-days-of-RTL
Users that are interested in 100-days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆118Dec 24, 2023Updated 2 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆16Jul 7, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- I2C controller core☆55Jan 1, 2023Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Repository with QPSICE models dedicated to Power Electronics☆15Mar 20, 2024Updated 2 years ago
- A modern open source toolbox for QFT control synthesis☆11Dec 2, 2021Updated 4 years ago
- A Pac-Man Arcade implementation for the TangNano9K using HDMI☆62Jan 26, 2025Updated last year
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 2 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- ☆14Dec 22, 2021Updated 4 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆122Oct 2, 2019Updated 6 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 4 months ago
- 100 Days of RTL☆427Aug 15, 2024Updated 2 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- i2c fpga oled sdd1306 bresenham implementation☆16May 20, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simulation codes for the IEEE Nework paper☆19May 27, 2025Updated last year
- Agile Hardware Design Course☆22Updated this week
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆17Sep 26, 2021Updated 4 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- SDSoC platforms for Digilent Zynq boards☆11Mar 2, 2017Updated 9 years ago
- ☆10Oct 16, 2023Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Weather station using Arduino☆14Jan 15, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Design Verification Engineer interview preparation guide.☆56Jul 20, 2025Updated last year
- Non-linear control algorithms(inverse dynamics control, robust control, passivity-based robust control, passivity-based adaptive control,…☆20Feb 6, 2025Updated last year
- Starter code for creating a USB Keyboard controller or dongle with Bluetooth output using a XIAO ESP32-S3 board.☆17Jan 16, 2024Updated 2 years ago