Trying to get a new skill
☆39Dec 31, 2024Updated last year
Alternatives and similar repositories for 100-days-of-RTL
Users that are interested in 100-days-of-RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus lecture material☆11Jan 21, 2020Updated 6 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆135Jul 9, 2023Updated 3 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆121Jul 2, 2023Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆16Jul 7, 2015Updated 11 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆25Feb 10, 2024Updated 2 years ago
- This repository defines a Claude Code skill for working with Verilog☆19Apr 21, 2026Updated 6 months ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 8 months ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Repository with QPSICE models dedicated to Power Electronics☆15Mar 20, 2024Updated 2 years ago
- ☆13Feb 17, 2025Updated last year
- ☆45Jul 20, 2023Updated 3 years ago
- In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India’s largest colla…☆10Nov 25, 2025Updated 11 months ago
- A Pac-Man Arcade implementation for the TangNano9K using HDMI☆65Jan 26, 2025Updated last year
- LLM-Aided FPGA Design and Debug Flow☆43Aug 1, 2025Updated last year
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- 100 Days of RTL☆429Aug 15, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modern open source toolbox for QFT control synthesis☆11Dec 2, 2021Updated 4 years ago
- simple demo hardware code for implement access to ST7789 LCD display from FPGA☆11Mar 28, 2022Updated 4 years ago
- Implementation of a low-pass FIR filter in Verilog HDL.☆12Apr 12, 2024Updated 2 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- RTL Interview Questions☆12Mar 23, 2019Updated 7 years ago
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆124Oct 2, 2019Updated 7 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- ☆11Dec 3, 2025Updated 11 months ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆66Jan 18, 2025Updated last year
Are these results useful?