This repository contains source code for past labs and projects involving FPGA and Verilog based designs
☆119Oct 2, 2019Updated 6 years ago
Alternatives and similar repositories for Verilog-Projects
Users that are interested in Verilog-Projects are comparing it to the libraries listed below
Sorting:
- ☆10Nov 8, 2019Updated 6 years ago
- Index of Icestudio resources: blocks, collections, icons, examples...☆13Dec 18, 2021Updated 4 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Verilog Implementation of an ARM LEGv8 CPU☆113Oct 3, 2018Updated 7 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 11 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 10 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.☆20Jul 12, 2015Updated 10 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Barebones Raspberry Pi programming in C☆14Apr 6, 2019Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 weeks ago
- ☆116Dec 24, 2023Updated 2 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- cocos2dx编写的常见游戏☆10Jul 1, 2016Updated 9 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆145Jul 17, 2022Updated 3 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Verification IP project for I3C protocol☆24Feb 13, 2026Updated 2 weeks ago
- Simple 8-bit UART realization on Verilog HDL.☆115Apr 27, 2024Updated last year
- The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.☆70Oct 16, 2017Updated 8 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Jan 27, 2023Updated 3 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- ☆22May 25, 2023Updated 2 years ago
- Icestudio examples - Community contributions☆18Jan 27, 2019Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆22Aug 11, 2019Updated 6 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Nov 18, 2019Updated 6 years ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆24Mar 18, 2023Updated 2 years ago
- Hit the ground running with C++☆23Sep 29, 2021Updated 4 years ago
- A place to keep my synthesizable verilog examples.☆50Apr 20, 2025Updated 10 months ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago