This repository contains source code for past labs and projects involving FPGA and Verilog based designs
☆119Oct 2, 2019Updated 6 years ago
Alternatives and similar repositories for Verilog-Projects
Users that are interested in Verilog-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 8, 2019Updated 6 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆10Mar 18, 2014Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Index of Icestudio resources: blocks, collections, icons, examples...☆13Dec 18, 2021Updated 4 years ago
- Verilog Implementation of an ARM LEGv8 CPU☆113Oct 3, 2018Updated 7 years ago
- ☆117Dec 24, 2023Updated 2 years ago
- Verification Excellence Knowledge Sharing☆24Jul 14, 2014Updated 11 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- Modulation and Arbitrary Waveform Generator☆19Feb 16, 2021Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆26Mar 18, 2023Updated 3 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.☆70Oct 16, 2017Updated 8 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Verification IP project for I3C protocol☆25Feb 13, 2026Updated last month
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- ☆26May 16, 2024Updated last year
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆146Jul 17, 2022Updated 3 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 9 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Kogge-Stone Adder in Verilog☆16Nov 19, 2021Updated 4 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆37Apr 7, 2019Updated 6 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆18Oct 25, 2023Updated 2 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆15Apr 25, 2020Updated 5 years ago
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- TinyTapeout-02 submission repository☆28Mar 27, 2024Updated last year
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Static Timing Analysis Full Course☆65Jan 14, 2023Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- ☆27Nov 2, 2017Updated 8 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago