This repository contains source code for past labs and projects involving FPGA and Verilog based designs
☆124Oct 2, 2019Updated 7 years ago
Alternatives and similar repositories for Verilog-Projects
Users that are interested in Verilog-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- ☆10Nov 8, 2019Updated 6 years ago
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- Index of Icestudio resources: blocks, collections, icons, examples...☆13Dec 18, 2021Updated 4 years ago
- ☆119Dec 24, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verification Excellence Knowledge Sharing☆23Jul 14, 2014Updated 12 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- Verilog Implementation of an ARM LEGv8 CPU☆114Oct 3, 2018Updated 8 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆67Nov 25, 2020Updated 5 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆18Sep 5, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- ☆19Feb 26, 2024Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- ☆22May 25, 2023Updated 3 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 4 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆202Jul 28, 2021Updated 5 years ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆26May 12, 2025Updated last year
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- System Verilog BootCamp☆66Jan 21, 2022Updated 4 years ago
- ☆26May 16, 2024Updated 2 years ago
- Implementation of Sobel Filter in Verilog☆30Mar 10, 2017Updated 9 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆160Jul 17, 2022Updated 4 years ago
- It demonstrates web scraping and data collection techniques using Python's BeautifulSoup and pandas libraries. The script extracts data f…☆13Nov 20, 2024Updated last year
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago