SubZer0811 / VLSI
All the projects and assignments done as part of VLSI course.
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for VLSI
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆19Updated 6 years ago
- Structured UVM Course☆34Updated 10 months ago
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- ☆16Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- ☆14Updated 3 weeks ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆26Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆56Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- ☆26Updated 7 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆82Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆28Updated 10 months ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Introductory course into static timing analysis (STA).☆63Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago