All the projects and assignments done as part of VLSI course.
☆20Sep 23, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below
Sorting:
- Resources☆13Sep 25, 2021Updated 4 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- A spider to crawl webpages☆16Feb 16, 2020Updated 6 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆17Nov 4, 2017Updated 8 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- ☆12May 21, 2024Updated last year
- ☆21Jun 2, 2017Updated 8 years ago
- The template for VLSI project☆25May 10, 2019Updated 6 years ago
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- A python sccript to spam a chat on whatsapp!☆22Oct 28, 2020Updated 5 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- A collection of course repositories of IIITDM Kancheepuram students☆27Jan 18, 2021Updated 5 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 11 months ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- my UVM training projects☆39Mar 14, 2019Updated 6 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Digital System Design☆48Feb 23, 2026Updated last week
- Algorithm to hardware compilation tools (e.g. C to VHDL).☆43Nov 30, 2025Updated 3 months ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A collection of logic circuits I've built in VCB☆10Aug 5, 2022Updated 3 years ago
- Deep Learning & VLSI Crash Course for New Members☆40Aug 6, 2025Updated 6 months ago