All the projects and assignments done as part of VLSI course.
☆20Sep 23, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Resources☆13Sep 25, 2021Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 5 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- A collection of course repositories of IIITDM Kancheepuram students☆27Jan 18, 2021Updated 5 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- The template for VLSI project☆26May 10, 2019Updated 6 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 7 years ago
- A python sccript to spam a chat on whatsapp!☆22Oct 28, 2020Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Cordova Support Kotlin☆12Oct 30, 2025Updated 4 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- my UVM training projects☆39Mar 14, 2019Updated 7 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Apr 25, 2018Updated 7 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☄️ A Simple Aesthetic Particle engine. 💥☆11May 10, 2020Updated 5 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Algorithm to hardware compilation tools (e.g. C to VHDL).☆43Nov 30, 2025Updated 3 months ago
- ☆12Dec 30, 2018Updated 7 years ago
- Learn UVM by small projects☆18Aug 31, 2021Updated 4 years ago
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆19Dec 21, 2018Updated 7 years ago
- ☆13Oct 24, 2018Updated 7 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Linux kernel module for changing the pid for running processes☆11Dec 19, 2017Updated 8 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- This is an open-source backend skeleton designed from a real product perspective.☆18Mar 15, 2026Updated last week
- ღ インテリジェントなスーパーA.I.『キズナアイ言語』です！ლ(´ڡ`ლ)☆10Feb 5, 2020Updated 6 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- A wrapper for the BitSkins API, build on .NET Standard 2.0☆13Dec 8, 2022Updated 3 years ago
- Docker image with useful utils☆13Jul 10, 2023Updated 2 years ago
- Bitcoin chart for the terminal as command line util☆10Jul 16, 2017Updated 8 years ago
- Android application📱 to help archer 🏹 in their daily training ✅ and preparing for competition🥇 💯.☆10Nov 28, 2021Updated 4 years ago