SubZer0811 / VLSILinks
All the projects and assignments done as part of VLSI course.
☆19Updated 4 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below
Sorting:
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- ☆17Updated 2 years ago
- Structured UVM Course☆43Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆77Updated last year
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆58Updated 4 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆41Updated 2 months ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆22Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆16Updated 2 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆22Updated 7 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆15Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆31Updated 8 years ago
- System Verilog BootCamp☆24Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- ☆17Updated last year
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆49Updated last year