All the projects and assignments done as part of VLSI course.
☆21Sep 23, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Resources☆13Sep 25, 2021Updated 4 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- Learn UVM by small projects☆23Aug 31, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- A small and easy-to-use image editor GUI using PyQt5 and Cv2☆10Sep 21, 2021Updated 4 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- The template for VLSI project☆27May 10, 2019Updated 7 years ago
- A collection of course repositories of IIITDM Kancheepuram students☆27Jan 18, 2021Updated 5 years ago
- Graph your gate-level verilog code as a directed graph!☆17Nov 3, 2020Updated 5 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A python sccript to spam a chat on whatsapp!☆23Oct 28, 2020Updated 5 years ago
- ☆11Dec 31, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementing Different Adder Structures in Verilog☆77Sep 3, 2019Updated 6 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- ☄️ A Simple Aesthetic Particle engine. 💥☆11May 10, 2020Updated 6 years ago
- Datasets and Codes for the ML Series☆12Apr 14, 2020Updated 6 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆22Apr 25, 2018Updated 8 years ago
- Open Source VLSI Tools☆33Feb 6, 2021Updated 5 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- An LTspice project which contains third-order Butterworth filters built both using an inductor and a current conveyor.☆22Jan 15, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- A wrapper for the BitSkins API, build on .NET Standard 2.0☆13Dec 8, 2022Updated 3 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Contains the scripts for web scraping using 'beautifulsoup' and 'selenium'.☆12Dec 2, 2023Updated 2 years ago
- Algorithm to hardware compilation tools (e.g. C to VHDL).☆46Nov 30, 2025Updated 9 months ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆14Oct 24, 2018Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Twiny is a small(~20 K with UPX packing, and ~60 K without) utility for twitting☆13May 30, 2019Updated 7 years ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 10 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 6 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Linux kernel module for changing the pid for running processes☆10Dec 19, 2017Updated 8 years ago
- This is an open-source backend skeleton designed from a real product perspective.☆19May 11, 2026Updated 3 months ago