UCSD Standard Cell Synthesis: FinFET and CFET technologies with DTCO features
☆18Aug 8, 2026Updated 3 months ago
Alternatives and similar repositories for SMTCellUCSD-2.0
Users that are interested in SMTCellUCSD-2.0 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Nov 2, 2026Updated last week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆36May 24, 2025Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- ☆13Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Jan 14, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- GT3 PDK☆48Oct 23, 2026Updated 2 weeks ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated last year
- ☆27Apr 24, 2021Updated 5 years ago
- An open-source quantum automatic test generator.☆17Apr 14, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- ☆16Jul 3, 2023Updated 3 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Apr 28, 2021Updated 5 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- Open and View your Notability note file (*.note) on Windows☆12May 11, 2023Updated 3 years ago
- ☆26Nov 25, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open-source resistive random access memory (RRAM) compiler based on OpenRAM.☆11Nov 21, 2020Updated 5 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆23Updated this week
- An Interactive Binary Patching Plugin for IDA Pro☆12Aug 12, 2024Updated 2 years ago
- Collaboration of two technologies (Machine Learning and TCAD) to improve the productivity in Semiconductor manufacturing industry☆11May 3, 2019Updated 7 years ago
- BAG3 analog generators.☆11Jul 26, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Characterizer☆40Aug 26, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆22Nov 20, 2025Updated 11 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- PDK for 2nm Technology Node☆169Oct 23, 2026Updated 2 weeks ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆62Nov 4, 2024Updated 2 years ago
- ☆11Apr 8, 2025Updated last year