AlishKanani / MFITLinks
Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
☆19Updated this week
Alternatives and similar repositories for MFIT
Users that are interested in MFIT are comparing it to the libraries listed below
Sorting:
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆130Updated last year
- ☆34Updated 4 years ago
- 3D-ICE Official github repository☆26Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆63Updated 4 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- The first version of TritonPart☆29Updated last year
- Python iterface for Cadence LEF/DEF parser.☆25Updated last year
- GT3 PDK☆15Updated last month
- iccad contest 2022 problem B☆16Updated 3 years ago
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆20Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- ☆16Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆78Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 4 months ago
- ☆47Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆57Updated 4 months ago
- ☆11Updated last year
- [ASICON'25] User-friendly lithography simulation engine for full-chip scale mask optimization☆21Updated last week
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 4 months ago
- ☆20Updated 9 months ago
- ☆61Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 2 months ago