AlishKanani / MFITLinks
Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
☆21Updated this week
Alternatives and similar repositories for MFIT
Users that are interested in MFIT are comparing it to the libraries listed below
Sorting:
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆149Updated 2 years ago
- 3D-ICE Official github repository☆29Updated last month
- ☆40Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆78Updated 7 months ago
- Python iterface for Cadence LEF/DEF parser.☆33Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- ☆93Updated 7 months ago
- ☆73Updated 3 months ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- ☆50Updated 2 years ago
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆28Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆24Updated 2 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆13Updated 3 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆27Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆56Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated 2 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆61Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- ☆20Updated last year
- ☆50Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago