AlishKanani / MFITLinks
Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures
☆19Updated last month
Alternatives and similar repositories for MFIT
Users that are interested in MFIT are comparing it to the libraries listed below
Sorting:
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆141Updated 2 years ago
- 3D-ICE Official github repository☆27Updated 2 years ago
- ☆37Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆66Updated 5 months ago
- Python iterface for Cadence LEF/DEF parser.☆27Updated 2 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆22Updated 2 years ago
- The first version of TritonPart☆29Updated last year
- GT3 PDK☆18Updated 2 weeks ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆75Updated last week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- ☆67Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- ☆89Updated 5 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆146Updated 5 months ago
- ☆47Updated last year
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆56Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated 4 months ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- ☆58Updated 4 years ago
- ☆25Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆66Updated 4 months ago