JarrettR / FPGA-CryptopartyLinks
A very very fast VHDL implementation of the WPA2 encryption algorithm.
☆25Updated 8 years ago
Alternatives and similar repositories for FPGA-Cryptoparty
Users that are interested in FPGA-Cryptoparty are comparing it to the libraries listed below
Sorting:
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 5 months ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆85Updated 10 years ago
- Integrated Circuit (IC) Reverse Engineering (RE) software. Rough cuts for R&D.☆60Updated 4 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Updated 3 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- FPGA based dumper for flashes and more☆16Updated 4 months ago
- SNES for MiSTer☆15Updated 4 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Hardware random number generator for FPGAs☆10Updated 10 years ago
- VHDL implementation of RSA encryption/decryption using Montgomery modular multipliers☆20Updated 9 years ago
- Betrusted main SoC design☆143Updated last month
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- TMDS encoding tools☆16Updated 7 years ago
- SuperSpeed USB 3.0 FPGA platform☆262Updated 10 years ago
- Thunderclap hardware for Intel Arria 10 FPGA☆32Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆30Updated 4 years ago
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- Open source software for chip reverse engineering.☆170Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆52Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- betrusted.io main SoC design☆13Updated 5 years ago
- ☆61Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆37Updated 8 years ago
- Enigma in FPGA☆29Updated 6 years ago
- JTAG reverse engineering software for FTDI compatible cables☆53Updated 10 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- A FPGA implementation of the NTP and NTS protocols☆59Updated 2 years ago