Alternatives and similar repositories for FPGA-Cryptoparty

Users that are interested in FPGA-Cryptoparty are comparing it to the libraries listed below

• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated last month
• valptek / v586
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆15Updated 9 years ago
• greatscottgadgets / daisho
  SuperSpeed USB 3.0 FPGA platform
  ☆264Updated 10 years ago
• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆89Updated 10 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆340Updated last month
• laanwj / yosys-ice-experiments
  Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
  ☆13Updated 10 years ago
• RHSResearchLLC / PicoEVB
  Public repository for PicoEVB (Xilinx Artix XC7A50T based)
  ☆266Updated 2 months ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆83Updated 7 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆156Updated 6 months ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆60Updated 8 years ago
• nitram2342 / degate
  Open source software for chip reverse engineering.
  ☆172Updated 5 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆100Updated 6 years ago
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆79Updated 5 years ago
• secworks / chacha
  Verilog 2001 implementation of the ChaCha stream cipher.
  ☆45Updated 3 weeks ago
• kramble / FPGA-Blakecoin-Miner
  An open source FPGA miner for Blakecoin
  ☆52Updated 11 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆37Updated 2 years ago
• travisgoodspeed / 80211scrambler
  Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.
  ☆20Updated 12 years ago
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆75Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆74Updated 4 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 7 years ago
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• John-Leitch / fpga-md5-cracker
  A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…
  ☆68Updated 3 years ago
• azonenberg / openfpga
  Open FPGA tools
  ☆260Updated 5 years ago
• sutajiokousagi / betrusted-soc
  betrusted.io main SoC design
  ☆14Updated 6 years ago
• mithro / tmds_encoding
  TMDS encoding tools
  ☆17Updated 8 years ago
• JohnDMcMaster / prawntools
  Integrated Circuit (IC) Reverse Engineering (RE) software. Rough cuts for R&D.
  ☆60Updated 4 years ago
• SymbiFlow / yosys
  SymbiFlow WIP changes for Yosys Open SYnthesis Suite
  ☆40Updated last year
• enjoy-digital / litesata
  Small footprint and configurable SATA core
  ☆161Updated 3 weeks ago