JarrettR / FPGA-Cryptoparty
A very very fast VHDL implementation of the WPA2 encryption algorithm.
☆23Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-Cryptoparty
- A VHDL implementation of SipHash☆13Updated 9 years ago
- IP submodules, formatted for easier CI integration☆28Updated 11 months ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated last year
- Verilog 2001 implementation of the ChaCha stream cipher.☆38Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- 妖刀夢渡☆56Updated 5 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- An open source FPGA miner for Blakecoin☆50Updated 10 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- ☆58Updated last year
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- coreboot for HiFive1☆12Updated 7 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆56Updated 7 years ago
- Small footprint and configurable video cores (Deprecated)☆70Updated 3 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 2 years ago
- Enigma in FPGA☆26Updated 5 years ago
- Moxie-compatible core repository☆45Updated 10 months ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- ☆34Updated 7 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 2 weeks ago
- SNES for MiSTer☆15Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago