librecores / librecores-web
LibreCores Web Site
☆35Updated last year
Related projects ⓘ
Alternatives and complementary repositories for librecores-web
- Open Processor Architecture☆26Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- The source code that empowers OpenROAD Cloud☆11Updated 4 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆75Updated 2 years ago
- Free open source EDA tools☆64Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 2 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- OpenRISC Conference Website☆14Updated 2 months ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆52Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- OmniXtend cache coherence protocol☆77Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆46Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆77Updated last week
- ☆29Updated 5 years ago
- Consistency checker for memory subsystem traces☆13Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Copyleftist's Standard Cell Library☆97Updated 6 months ago
- A bit-serial CPU☆18Updated 5 years ago
- RISC-V Frontend Server☆62Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆24Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago