librecores / librecores-web
LibreCores Web Site
☆35Updated 2 years ago
Alternatives and similar repositories for librecores-web
Users that are interested in librecores-web are comparing it to the libraries listed below
Sorting:
- Random ideas and interesting ideas for things we hope to eventually do.☆86Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpenRISC Conference Website☆16Updated 9 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 4 years ago
- CI Docker Images☆19Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆78Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆84Updated 4 years ago
- Torc: Tools for Open Reconfigurable Computing☆38Updated 8 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 8 months ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- UNSUPPORTED INTERNAL toolchain builds☆39Updated last week
- OpenFPGA☆33Updated 7 years ago
- Project X-Ray Database: XC7 Series☆67Updated 3 years ago
- ☆113Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆16Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Export netlists from Yosys to DigitalJS☆50Updated last year
- Free open source EDA tools☆66Updated 5 years ago
- nextpnr portable FPGA place and route tool☆20Updated 8 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆80Updated 5 years ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆16Updated 14 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year