librecores / librecores-webLinks
LibreCores Web Site
☆35Updated 2 years ago
Alternatives and similar repositories for librecores-web
Users that are interested in librecores-web are comparing it to the libraries listed below
Sorting:
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Free open source EDA tools☆66Updated 5 years ago
- ☆112Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- The source code that empowers OpenROAD Cloud☆12Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- FOSSi Foundation Website☆19Updated 10 months ago
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Updated 15 years ago
- OpenRISC Conference Website☆17Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- ulx3s ghdl examples☆14Updated 4 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- nextpnr portable FPGA place and route tool☆20Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Updated 7 years ago