Alternatives and similar repositories for hypergraph-partitioning-algorithms

Users that are interested in hypergraph-partitioning-algorithms are comparing it to the libraries listed below

• mayerrn / HYPE
  Implementation of the HYPE hypergraph partitioner.
  ☆22Updated 5 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆155Updated last week
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated this week
• lsils / mockturtle
  C++ logic network library
  ☆250Updated last month
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆15Updated 8 years ago
• kahypar / kahypar
  KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisect…
  ☆483Updated 2 months ago
• shininglion / corner_stitch
  Library of corner stitching structure
  ☆17Updated 10 years ago
• parastuffs / metis_unicorn
  Implementation of hMETIS
  ☆12Updated 3 years ago
• alidasdan / graph-partitioning-algorithms
  Multi-way graph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by Free…
  ☆38Updated 4 years ago
• CMU-SAFARI / SMASH
  SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…
  ☆16Updated 5 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆11Updated 9 years ago
• cure-lab / DeepGate2
  ☆15Updated 2 years ago
• lnis-uofu / ML-Mapper
  ☆12Updated 2 years ago
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆23Updated 3 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 7 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆61Updated last year
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆64Updated 2 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• lsils / kitty
  C++ truth table library
  ☆60Updated last month
• msoeken / alice
  C++ command shell library
  ☆53Updated 11 months ago
• NVlabs / CircuitOps
  ☆91Updated 2 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 5 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆155Updated 4 months ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago