Alternatives and similar repositories for hypergraph-partitioning-algorithms

Users that are interested in hypergraph-partitioning-algorithms are comparing it to the libraries listed below

• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• mayerrn / HYPE
  Implementation of the HYPE hypergraph partitioner.
  ☆19Updated 5 years ago
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 4 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆73Updated 7 years ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆67Updated last week
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• shininglion / corner_stitch
  Library of corner stitching structure
  ☆17Updated 9 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆106Updated 6 months ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆12Updated 5 years ago
• lsils / mockturtle
  C++ logic network library
  ☆231Updated last week
• NVlabs / CircuitOps
  ☆80Updated last month
• AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
  This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
  ☆13Updated 9 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated 10 months ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆140Updated this week
• parastuffs / metis_unicorn
  Implementation of hMETIS
  ☆11Updated 2 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆31Updated 5 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆157Updated 4 months ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆113Updated 4 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆51Updated 10 months ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• The-OpenROAD-Project / PcbRouter
  ☆30Updated 4 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆50Updated 4 years ago
• alidasdan / graph-partitioning-algorithms
  Multi-way graph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by Free…
  ☆38Updated 4 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆75Updated last year
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆14Updated 8 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆55Updated 3 years ago