Alternatives and similar repositories for hypergraph-partitioning-algorithms

Users that are interested in hypergraph-partitioning-algorithms are comparing it to the libraries listed below

• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆152Updated this week
• mayerrn / HYPE
  Implementation of the HYPE hypergraph partitioner.
  ☆22Updated 5 years ago
• shininglion / corner_stitch
  Library of corner stitching structure
  ☆17Updated 10 years ago
• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 8 months ago
• alidasdan / graph-partitioning-algorithms
  Multi-way graph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by Free…
  ☆38Updated 4 years ago
• kahypar / kahypar
  KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisect…
  ☆482Updated last month
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• jkim971201 / SkyPlace
  ☆17Updated 11 months ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• recurme / Mixed-Cell-Height_legalizer
  ☆11Updated last year
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆75Updated 7 years ago
• lsils / mockturtle
  C++ logic network library
  ☆247Updated 3 weeks ago
• parastuffs / metis_unicorn
  Implementation of hMETIS
  ☆12Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆154Updated 4 months ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆70Updated 3 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆175Updated 3 months ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆11Updated 9 years ago
• NVlabs / CircuitOps
  ☆90Updated 2 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆61Updated last month
• kshitij1489 / Graph-Partitioning
  The implementation is based on the Fiduccia-Mattheyses algorithm.
  ☆29Updated 9 years ago
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆23Updated 3 years ago
• ABKGroup / TritonRoute-WXL
  ☆32Updated 4 years ago
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 5 years ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆57Updated 3 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆130Updated last month
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆17Updated 2 years ago
• lnis-uofu / ML-Mapper
  ☆11Updated 2 years ago