Information on cores available on the Ulx3s ECP5 FPGA board
☆14May 1, 2020Updated 6 years ago
Alternatives and similar repositories for ulx3s_cores
Users that are interested in ulx3s_cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Macintosh 128 on the Ulx3s ECP5 FPGA☆12Aug 8, 2022Updated 4 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Realtek RTD2660/2662 programmer☆11Jul 3, 2023Updated 3 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆79Sep 14, 2025Updated last year
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆29Apr 19, 2022Updated 4 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆14Nov 11, 2018Updated 7 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SNES for MiSTer☆17Sep 5, 2025Updated last year
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys☆23Oct 20, 2023Updated 3 years ago
- A tool that can read the commands off an NFC reader using an RTL-SDR☆43Jan 15, 2018Updated 8 years ago
- FPGA ULX2/3 JTAG programmer☆47Nov 2, 2022Updated 3 years ago
- ☆28Nov 15, 2019Updated 6 years ago
- ☆13Nov 29, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Compact FPGA game console☆168Nov 14, 2023Updated 2 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- PMOD boards for ULX3S☆51Aug 24, 2023Updated 3 years ago
- ☆21Aug 21, 2023Updated 3 years ago
- ☆26Aug 30, 2020Updated 6 years ago
- FPGA Tools and Library☆48May 1, 2023Updated 3 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆97Jun 16, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆31May 12, 2021Updated 5 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 10 months ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 7 months ago
- A Forth J1 emulator in C☆14Nov 25, 2025Updated 10 months ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago