Information on cores available on the Ulx3s ECP5 FPGA board
☆14May 1, 2020Updated 6 years ago
Alternatives and similar repositories for ulx3s_cores
Users that are interested in ulx3s_cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Retro computing on the Ulx3s ECP5 FPGA board☆26Mar 3, 2022Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆17Dec 12, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- micropython ESP32 programmer/flasher for ECP5 JTAG☆77Sep 14, 2025Updated 10 months ago
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆28Apr 19, 2022Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 10 months ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- ☆19Aug 21, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- J-core SOC for ice40 FPGA☆20Dec 8, 2019Updated 6 years ago
- a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys☆22Oct 20, 2023Updated 2 years ago
- FPGA ULX2/3 JTAG programmer☆44Nov 2, 2022Updated 3 years ago
- ☆28Nov 15, 2019Updated 6 years ago
- PMOD boards for ULX3S☆51Aug 24, 2023Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 5 years ago
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- ☆13Nov 29, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆26Aug 30, 2020Updated 5 years ago
- FPGA Tools and Library☆48May 1, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆31May 12, 2021Updated 5 years ago
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 7 years ago
- ☆96Jun 16, 2021Updated 5 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- A Forth J1 emulator in C☆13Nov 25, 2025Updated 8 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆22Nov 29, 2025Updated 8 months ago
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 5 months ago
- ESP32 PS/2 emulator☆15Jan 11, 2020Updated 6 years ago
- Space Invaders in Verilog for the iCE40 H1K☆17Feb 15, 2024Updated 2 years ago
- ☆13Oct 28, 2025Updated 9 months ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 7 years ago
- USB Serial on the TinyFPGA BX☆145Jun 20, 2021Updated 5 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago