lawrie / ulx3s_coresLinks
Information on cores available on the Ulx3s ECP5 FPGA board
☆14Updated 5 years ago
Alternatives and similar repositories for ulx3s_cores
Users that are interested in ulx3s_cores are comparing it to the libraries listed below
Sorting:
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- ☆26Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- XC2064 bitstream documentation☆17Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- DVI PMOD adapter (HDMI connector)☆29Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 7 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago