Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
☆40Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for litefury_rp5
Users that are interested in litefury_rp5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- LiteX-based gateware for LimeSDR boards.☆21May 13, 2026Updated last week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Jul 22, 2024Updated last year
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware and firmware for a USB connected relay box☆16Mar 26, 2024Updated 2 years ago
- SQRL FK33 board files, example designs and scripts.☆20Nov 7, 2022Updated 3 years ago
- BTstack Port for BL618☆12Apr 12, 2026Updated last month
- GsD style kicad Libraries☆11Apr 4, 2020Updated 6 years ago
- CH348Q based USB to 8 Channel UART board☆15Jan 8, 2023Updated 3 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Recreation of the Macintosh IIfx logicboard☆30Nov 16, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12May 12, 2026Updated last week
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆23Dec 10, 2024Updated last year
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated 3 months ago
- Public repository for Litefury & Nitefury☆316Jun 21, 2024Updated last year
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆22Apr 24, 2019Updated 7 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- A minimal ST7735 LCD driver for CH32V003☆45Sep 9, 2023Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆80May 12, 2026Updated last week
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆71Nov 21, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- 16 bit RISC-V proof of concept☆25Jan 5, 2026Updated 4 months ago
- ☆19Sep 14, 2025Updated 8 months ago