Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
☆40Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for litefury_rp5
Users that are interested in litefury_rp5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- LiteX-based gateware for LimeSDR boards.☆19Apr 3, 2026Updated last week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A circle of LEDs☆16May 2, 2021Updated 4 years ago
- Hardware and firmware for a USB connected relay box☆15Mar 26, 2024Updated 2 years ago
- SQRL FK33 board files, example designs and scripts.☆19Nov 7, 2022Updated 3 years ago
- CP2112 based USB I2C bridge☆13Jan 1, 2023Updated 3 years ago
- BTstack Port for BL618☆12May 16, 2025Updated 10 months ago
- GsD style kicad Libraries☆11Apr 4, 2020Updated 6 years ago
- CH348Q based USB to 8 Channel UART board☆15Jan 8, 2023Updated 3 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Using the SPI on the Raspberry Pi 5 through direct register control on the RP1☆34Mar 6, 2024Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Artix7 SOM☆19Sep 9, 2024Updated last year
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆22Dec 10, 2024Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Mar 10, 2026Updated last month
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆20Feb 17, 2026Updated last month
- Public repository for Litefury & Nitefury☆316Jun 21, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆22Apr 24, 2019Updated 6 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- 16 bit RISC-V proof of concept☆25Jan 5, 2026Updated 3 months ago
- ☆19Sep 14, 2025Updated 6 months ago
- Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3☆19Oct 14, 2018Updated 7 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated last year
- 3claused because open does not seem to mean open anymore☆19Oct 1, 2025Updated 6 months ago