Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
☆39Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for litefury_rp5
Users that are interested in litefury_rp5 are comparing it to the libraries listed below
Sorting:
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆20Jul 22, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- GsD style kicad Libraries☆11Apr 4, 2020Updated 5 years ago
- CH348Q based USB to 8 Channel UART board☆15Jan 8, 2023Updated 3 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Hardware and firmware for a USB connected relay box☆15Mar 26, 2024Updated last year
- BTstack Port for BL618☆12May 16, 2025Updated 9 months ago
- CP2112 based USB I2C bridge☆13Jan 1, 2023Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 19, 2026Updated last week
- Using the SPI on the Raspberry Pi 5 through direct register control on the RP1☆33Mar 6, 2024Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- A minimal ST7735 LCD driver for CH32V003☆41Sep 9, 2023Updated 2 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆21Dec 10, 2024Updated last year
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆60Feb 23, 2026Updated last week
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- SQRL FK33 board files, example designs and scripts.☆18Nov 7, 2022Updated 3 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- A circle of LEDs☆16May 2, 2021Updated 4 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- ☆15Jan 9, 2022Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆22Apr 24, 2019Updated 6 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago