Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
☆40Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for litefury_rp5
Users that are interested in litefury_rp5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LiteX development baseboards arround the SQRL Acorn.☆78Apr 22, 2026Updated 4 months ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- A affordable HPC FPGA platform with COTS parts.☆14May 22, 2023Updated 3 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆25Sep 14, 2026Updated last week
- A circle of LEDs☆16May 2, 2021Updated 5 years ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆20Sep 25, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆88Updated this week
- M.2 PCIe Artix 7 FPGA Accelerator Card☆39Mar 17, 2025Updated last year
- Artix7 SOM☆22Sep 9, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- CP2112 based USB I2C bridge☆14Jan 1, 2023Updated 3 years ago
- BTstack Port for BL618☆12Apr 12, 2026Updated 5 months ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 6 months ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆45Nov 14, 2021Updated 4 years ago
- A Teensy Audio based synth prototyping platform☆15Oct 9, 2017Updated 8 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Public repository for Litefury & Nitefury☆333Jun 21, 2024Updated 2 years ago
- Recreation of the Macintosh IIfx logicboard☆31Nov 16, 2024Updated last year
- Hardware and firmware for a USB connected relay box☆18Mar 26, 2024Updated 2 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated 2 months ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 7 months ago
- NuTube Overdrive guitar pedal☆10May 13, 2018Updated 8 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago