Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
☆40Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for litefury_rp5
Users that are interested in litefury_rp5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 3 months ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- A affordable HPC FPGA platform with COTS parts.☆14May 22, 2023Updated 3 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆24May 28, 2026Updated 2 months ago
- A circle of LEDs☆16May 2, 2021Updated 5 years ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆19Sep 25, 2024Updated last year
- M.2 PCIe Artix 7 FPGA Accelerator Card☆35Mar 17, 2025Updated last year
- SQRL FK33 board files, example designs and scripts.☆20Nov 7, 2022Updated 3 years ago
- Artix7 SOM☆22Sep 9, 2024Updated last year
- CP2112 based USB I2C bridge☆14Jan 1, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- BTstack Port for BL618☆12Apr 12, 2026Updated 4 months ago
- ☆19Sep 14, 2025Updated 10 months ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 5 months ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 6 years ago
- Public repository for Litefury & Nitefury☆325Jun 21, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Recreation of the Macintosh IIfx logicboard☆31Nov 16, 2024Updated last year
- Hardware and firmware for a USB connected relay box☆18Mar 26, 2024Updated 2 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated last month
- Using the SPI on the Raspberry Pi 5 through direct register control on the RP1☆36Mar 6, 2024Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- ☆16May 3, 2025Updated last year
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago