Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
☆40Feb 18, 2024Updated 2 years ago
Alternatives and similar repositories for litefury_rp5
Users that are interested in litefury_rp5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- LiteX development baseboards arround the SQRL Acorn.☆76Apr 22, 2026Updated 4 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- LiteX-based gateware for LimeSDR boards.☆22Aug 25, 2026Updated last week
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆24Updated this week
- A circle of LEDs☆16May 2, 2021Updated 5 years ago
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆20Sep 25, 2024Updated last year
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆82Jul 11, 2026Updated last month
- SQRL FK33 board files, example designs and scripts.☆21Nov 7, 2022Updated 3 years ago
- Artix7 SOM☆22Sep 9, 2024Updated last year
- CP2112 based USB I2C bridge☆14Jan 1, 2023Updated 3 years ago
- BTstack Port for BL618☆12Apr 12, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Sep 14, 2025Updated 11 months ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 6 months ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 5 years ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆44Nov 14, 2021Updated 4 years ago
- A Teensy Audio based synth prototyping platform☆15Oct 9, 2017Updated 8 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 6 years ago
- Public repository for Litefury & Nitefury☆330Jun 21, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hardware and firmware for a USB connected relay box☆18Mar 26, 2024Updated 2 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jul 7, 2026Updated last month
- Using the SPI on the Raspberry Pi 5 through direct register control on the RP1☆36Mar 6, 2024Updated 2 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 3 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- ☆16Jan 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- ☆16May 3, 2025Updated last year
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Nov 21, 2021Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆53Apr 29, 2026Updated 4 months ago