☆156May 4, 2026Updated 2 months ago
Alternatives and similar repositories for FPGA-Agent
Users that are interested in FPGA-Agent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆378Apr 25, 2026Updated 3 months ago
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆21Mar 12, 2026Updated 4 months ago
- Talk to your AI. Watch it drive Vivado. — an MCP server for AI-driven FPGA development on Xilinx Vivado.☆54Jun 9, 2026Updated last month
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- MCP server for Xilinx Vivado — 让 AI(Claude Code / Cursor)驱动 FPGA 全流程:综合/实现/仿真/波形/时序诊断。30 个精简工具,CRITICAL WARNING 自动分类 + 中文修复建议,其余交给 run_tc…☆85Jul 14, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆28May 12, 2026Updated 2 months ago
- ☆36Updated this week
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆568Jul 17, 2025Updated last year
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆208Jul 18, 2026Updated last week
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建 议与示例代码。☆18May 23, 2026Updated 2 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆395Updated this week
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- Gowin USB3.0 Device Controller IP☆16Aug 20, 2024Updated last year
- ☆17Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆160Feb 11, 2025Updated last year
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated 3 weeks ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- ☆18Jul 30, 2025Updated 11 months ago
- ☆157Jul 19, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Sep 18, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆190Apr 15, 2026Updated 3 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆35Apr 11, 2024Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆37Mar 12, 2026Updated 4 months ago
- Analog HDL Design Full-stack Agents☆17Jun 8, 2026Updated last month
- draw interface wave by python☆19Jan 11, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- ☆35May 25, 2026Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆95Jul 26, 2024Updated 2 years ago
- Scalable FPGA General-Purpose Open-Source Toolchain☆84Mar 30, 2026Updated 4 months ago
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 6 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆116Apr 28, 2025Updated last year