☆124May 4, 2026Updated this week
Alternatives and similar repositories for FPGA-Agent
Users that are interested in FPGA-Agent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆13Nov 10, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Typst template for thesis submitted to University of Waterloo☆11Feb 21, 2026Updated 2 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A simple induction and BMC engine.☆24May 16, 2022Updated 3 years ago
- xk264：AVC/H.264 Video Encoder IP Core (RTL)☆57Mar 22, 2023Updated 3 years ago
- 第八届集创赛紫光同创杯音频处理国家二等奖☆26Oct 15, 2024Updated last year
- Gowin USB3.0 Device Controller IP☆16Aug 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆34Apr 11, 2024Updated 2 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- Please use `radxa-a733` image☆14Sep 8, 2025Updated 8 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆19Apr 29, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A fully functional WIFI & Web & Serial Command Configurable QN8027 based FM transmitter with RDS support☆16Apr 18, 2025Updated last year
- Wireless training timer for BMX, cycling, sprint, speed slalom and other athletics. Based on ESP8266.☆17Nov 25, 2025Updated 5 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 3 months ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Libray for Lawicel SLCAN Protocol (Serial-Line CAN)☆18Mar 9, 2025Updated last year
- Kria Motor control library☆22Aug 18, 2025Updated 8 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago
- SW SDR☆44May 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- ☆25Oct 21, 2022Updated 3 years ago
- ☆24Apr 18, 2021Updated 5 years ago
- SQRL FK33 board files, example designs and scripts.☆20Nov 7, 2022Updated 3 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago