MCP server that holds vivado and allows access to vivado without starting a new batch command every time
☆67Feb 19, 2026Updated 8 months ago
Alternatives and similar repositories for vivado_mcp
Users that are interested in vivado_mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆167Updated this week
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated 2 months ago
- Don't memorize 500 tools — describe the chip outcome you want. Open FPGA skill pack (timing closure, CDC audit, full flow, Zynq bring-up……☆22Jun 9, 2026Updated 4 months ago
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆15Feb 5, 2026Updated 8 months ago
- ☆229Oct 23, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆23Jul 12, 2026Updated 3 months ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 8 years ago
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated last year
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆19Oct 13, 2026Updated 2 weeks ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆21Jul 9, 2024Updated 2 years ago
- ☆181Sep 5, 2026Updated last month
- ☆16Aug 11, 2026Updated 2 months ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- A fully open source repo for improvements of the "Improved" B210 Clone with the Kintex KC7K325T☆17Oct 2, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- This repository contains drivers for ADF4351 and a ESP32 example.☆14Jul 2, 2019Updated 7 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- Where loose threads become your masterpiece☆13Aug 19, 2025Updated last year
- ☆12May 13, 2025Updated last year
- ☆33Jul 25, 2026Updated 3 months ago
- MCP server to read waveform files☆49Updated this week
- ☆29Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆19Apr 23, 2026Updated 6 months ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆76Jul 1, 2026Updated 4 months ago
- ☆12Jul 20, 2022Updated 4 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- LLM-Aided FPGA Design and Debug Flow☆43Aug 1, 2025Updated last year
- ☆13Oct 13, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Demodulate BPSK/QPSK/QAM16 signals from IQ recordings☆26Sep 22, 2026Updated last month
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 6 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Open-source circuit compiler for engineers and AI agents☆25Updated this week
- ☆20May 30, 2019Updated 7 years ago
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- ☆12May 29, 2020Updated 6 years ago