MCP server that holds vivado and allows access to vivado without starting a new batch command every time
☆53Feb 19, 2026Updated 5 months ago
Alternatives and similar repositories for vivado_mcp
Users that are interested in vivado_mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Talk to your AI. Watch it drive Vivado. — an MCP server for AI-driven FPGA development on Xilinx Vivado.☆52Jun 9, 2026Updated last month
- SynthPilot官方教程文档☆28Apr 8, 2026Updated 3 months ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- FPL'26 Optimization Contest☆47Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆153May 4, 2026Updated 2 months ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 6 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- OpenISAC aims to be a versatile and high-performance open-source platform for real-time OFDM ISAC experimentation.☆71Updated this week
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated 11 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 8 months ago
- ☆19May 30, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆12Jul 20, 2022Updated 4 years ago
- Canny Edge detector algorith optimized on the Programmable Logic (HW) of the Zynq-7000 FPGA Architecture☆13Jun 3, 2020Updated 6 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- ☆12Aug 12, 2020Updated 5 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- ☆14Aug 14, 2023Updated 2 years ago
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12May 29, 2020Updated 6 years ago
- Xilinx DMA IP Drivers☆26Jul 7, 2026Updated 2 weeks ago
- Tutorial☆15Jun 13, 2020Updated 6 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆63Feb 25, 2021Updated 5 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Scalable FPGA General-Purpose Open-Source Toolchain☆84Mar 30, 2026Updated 3 months ago
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆27May 12, 2026Updated 2 months ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆127Apr 11, 2025Updated last year
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- PROGRAM_FTDI 是一个用于设置和管理 基于 FT232/FT2232/FT4232 的 Xilinx JTAG 设备的序列号信息 Windows Forms 应用程序☆17Nov 27, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 2 months ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- ☆12Aug 1, 2022Updated 3 years ago