AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.
☆57Aug 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for SynthPilot
Users that are interested in SynthPilot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SynthPilot官方教程文档☆32Apr 8, 2026Updated 4 months ago
- MCP server that holds vivado and allows access to vivado without starting a new batch command every time☆59Feb 19, 2026Updated 6 months ago
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆111Aug 9, 2026Updated 3 weeks ago
- Scalable FPGA General-Purpose Open-Source Toolchain☆91Mar 30, 2026Updated 5 months ago
- ☆157May 4, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 3 months ago
- FFT algorithm for fpga☆26Aug 17, 2021Updated 5 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- Display Stream Compression 1.2a☆16Oct 18, 2023Updated 2 years ago
- ☆44Aug 20, 2026Updated last week
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆23Mar 12, 2026Updated 5 months ago
- 基于FPGA进行车牌识别☆126Oct 19, 2023Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆404Apr 25, 2026Updated 4 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆39Jun 24, 2026Updated 2 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- FPL'26 Optimization Contest☆53Aug 13, 2026Updated 2 weeks ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆26Oct 28, 2025Updated 10 months ago
- Implementation of CORDIC Algorithms Using Verilog☆26Apr 26, 2021Updated 5 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12May 29, 2020Updated 6 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 5 years ago
- Converting ss/vmess to clash proxies☆10May 19, 2022Updated 4 years ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 5 years ago
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆29May 12, 2026Updated 3 months ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆24Jul 5, 2026Updated last month
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆64Apr 2, 2026Updated 4 months ago
- ☆23Jul 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- AI agent skill that generates footprint for KiCad☆29Aug 9, 2026Updated 3 weeks ago
- APB to I2C☆44Jul 17, 2014Updated 12 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 5 years ago
- LLM-Aided FPGA Design and Debug Flow☆41Aug 1, 2025Updated last year
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- Time to Digital Converter on an FPGA☆18Oct 8, 2020Updated 5 years ago