Talk to your AI. Watch it drive Vivado. — an MCP server for AI-driven FPGA development on Xilinx Vivado.
☆54Jun 9, 2026Updated 2 months ago
Alternatives and similar repositories for SynthPilot
Users that are interested in SynthPilot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SynthPilot官方教程文档☆30Apr 8, 2026Updated 4 months ago
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆98Updated this week
- Scalable FPGA General-Purpose Open-Source Toolchain☆90Mar 30, 2026Updated 4 months ago
- ☆156May 4, 2026Updated 3 months ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- FFT algorithm for fpga☆26Aug 17, 2021Updated 4 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- ☆23Jun 28, 2022Updated 4 years ago
- Display Stream Compression 1.2a☆16Oct 18, 2023Updated 2 years ago
- ☆25Updated this week
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆23Mar 12, 2026Updated 4 months ago
- 基于FPGA进行车牌识别☆126Oct 19, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated 2 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆391Apr 25, 2026Updated 3 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆19Oct 19, 2024Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- FPL'26 Optimization Contest☆49Jul 29, 2026Updated last week
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆25Oct 28, 2025Updated 9 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of CORDIC Algorithms Using Verilog☆25Apr 26, 2021Updated 5 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- ☆12May 29, 2020Updated 6 years ago
- IR image processing and demo on a Zybo Z7-20 using a Raspberry Pi night vision vamera☆14Aug 30, 2021Updated 4 years ago
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆27Jul 27, 2026Updated 2 weeks ago
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆28May 12, 2026Updated 2 months ago
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆22Jul 5, 2026Updated last month
- The MATLAB code of the local mean decomposition using empirical optimal envelope☆13Jan 6, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆60Apr 2, 2026Updated 4 months ago
- ☆21Jul 30, 2025Updated last year
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- APB to I2C☆44Jul 17, 2014Updated 12 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- LLM-Aided FPGA Design and Debug Flow☆40Aug 1, 2025Updated last year
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago