Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WARNING 中文诊断。
☆164Sep 22, 2026Updated last month
Alternatives and similar repositories for vivado-mcp
Users that are interested in vivado-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MCP server that holds vivado and allows access to vivado without starting a new batch command every time☆67Feb 19, 2026Updated 8 months ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆56Aug 17, 2026Updated 2 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆479Apr 25, 2026Updated 6 months ago
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆26Mar 12, 2026Updated 7 months ago
- ☆221Oct 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital oscilloscope implementation on FPGA platform☆16Sep 29, 2024Updated 2 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆14Feb 5, 2026Updated 8 months ago
- ☆90Jun 27, 2022Updated 4 years ago
- ☆19Apr 23, 2026Updated 6 months ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 10 years ago
- FPGA图像处理仿真平台☆31Apr 25, 2022Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆123Jun 23, 2021Updated 5 years ago
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆78Jun 2, 2024Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 6 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆27Oct 28, 2025Updated last year
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- FPL'26 Optimization Contest☆55Sep 15, 2026Updated last month
- ☆36Aug 19, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆41Jan 21, 2021Updated 5 years ago
- A continuously updated DDR, LPDDR, GDDR & HBM engineering knowledge base: published and upcoming JEDEC standards, protocol, controller, P…☆37Sep 5, 2026Updated last month
- An attempt to synthesize GPS signals in FPGA logic.☆20Oct 21, 2026Updated last week
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A simple AXI4 SPI master with optional GPIO for additional control.☆10Nov 26, 2022Updated 3 years ago
- ☆24Feb 15, 2023Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆35Sep 29, 2026Updated last month
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆43Updated this week
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Scalable FPGA General-Purpose Open-Source Toolchain☆108Mar 30, 2026Updated 7 months ago
- ☆13May 5, 2023Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆85Oct 17, 2026Updated last week
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆43Aug 13, 2022Updated 4 years ago