Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议
☆23Mar 12, 2026Updated 5 months ago
Alternatives and similar repositories for vivado-mcp
Users that are interested in vivado-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆404Apr 25, 2026Updated 4 months ago
- ☆157May 4, 2026Updated 3 months ago
- ☆44Aug 20, 2026Updated last week
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆24Aug 14, 2026Updated 2 weeks ago
- Collection of projects for adding GNURadio to a REDHAWK Domain as a Component, thus enabling easy installation of flowgraphs into REDHAWK…☆15Jul 15, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆111Aug 9, 2026Updated 3 weeks ago
- ☆23Jul 30, 2025Updated last year
- Experimental DSP Python Scripts using an RTL-SDR USB dongle☆13Mar 13, 2021Updated 5 years ago
- Web client for SDRangel websockets spectrum server☆16Oct 5, 2025Updated 10 months ago
- ☆23May 3, 2026Updated 3 months ago
- Docker Images definitions and utility scripts for rapid development and deployment of REDHAWK SDR systems, Domains, and Devices.☆12Jan 13, 2022Updated 4 years ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated last week
- 一个把论文以ppt风格给你全方位讲透，还带交互式做题理解的skill☆30Apr 1, 2026Updated 4 months ago
- ☆16Jun 3, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 4 months ago
- ☆20Feb 15, 2023Updated 3 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- ☆19Jan 8, 2026Updated 7 months ago
- ☆22Jun 18, 2025Updated last year
- C语言 矩阵的逆、矩阵乘法、矩阵行列式、矩阵转置/matrix inverse, matrix multiplication, matrix determination, matrix transpose☆10Dec 14, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 2 months ago
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- ☆19Jun 23, 2025Updated last year
- 我的 Claude Code 个人配置——CLAUDE.md 规则、Agent、记忆机制，以及 Ghostty 终端配置☆18May 11, 2026Updated 3 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆100Aug 25, 2025Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- ☆35Jul 26, 2026Updated last month
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆11Dec 11, 2017Updated 8 years ago