Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议
☆19Mar 12, 2026Updated 4 months ago
Alternatives and similar repositories for vivado-mcp
Users that are interested in vivado-mcp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆360Apr 25, 2026Updated 2 months ago
- ☆151May 4, 2026Updated 2 months ago
- ☆20Jun 19, 2026Updated 3 weeks ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated last week
- Collection of projects for adding GNURadio to a REDHAWK Domain as a Component, thus enabling easy installation of flowgraphs into REDHAWK…☆15Jul 15, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MCP server for Xilinx Vivado — 让 AI(Claude Code / Cursor)驱动 FPGA 全流程:综合/实现/仿真/波形/时序诊断。30 个精简工具,CRITICAL WARNING 自动分类 + 中文修复建议,其余交给 run_tc…☆74Updated this week
- ☆21May 3, 2026Updated 2 months ago
- Experimental DSP Python Scripts using an RTL-SDR USB dongle☆13Mar 13, 2021Updated 5 years ago
- Docker Images definitions and utility scripts for rapid development and deployment of REDHAWK SDR systems, Domains, and Devices.☆12Jan 13, 2022Updated 4 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 9 months ago
- Decode DJI DroneID from I/Q samples☆35Jun 20, 2026Updated 3 weeks ago
- DroneSecurity Fuzzer (NDSS 2023)☆24Jul 10, 2023Updated 3 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆19Jun 23, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 2 months ago
- ☆21Jun 30, 2026Updated 2 weeks ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆26Jun 30, 2025Updated last year
- ☆22Updated this week
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Jun 27, 2026Updated 2 weeks ago
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago
- ☆35May 25, 2026Updated last month
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆201Jul 5, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- ☆15Jul 28, 2022Updated 3 years ago