第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）
☆35Aug 17, 2026Updated 2 months ago
Alternatives and similar repositories for RV32I-Pipline-CPU-trace-JYD
Users that are interested in RV32I-Pipline-CPU-trace-JYD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆37Sep 23, 2024Updated 2 years ago
- 2024年ti电子设计大赛h题，全部完赛代码，使用M0G3507主控☆20Jul 6, 2025Updated last year
- An implementation of the Advanced Encryption Standard (AES) encryption algorithm using Verilog supporting AES-128, AES-192, and AES-256 e…☆18Jun 7, 2025Updated last year
- 本项目使用 STM32F103C8T6 微控制器实现 2024 年电子设计竞赛 H 题的解决方案。项目代码和相关资源已开源，供大家学习和参考☆17Jun 20, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2023全国大学生电子设计大赛（电赛）A题，并联并网逆变器☆20Dec 24, 2024Updated last year
- 一个专为OCS网课助手设计的智能答题API，支持DeepSeek、豆包等多个大语言模型，提供强大的AI答题能力。☆22Jun 22, 2026Updated 4 months ago
- small tools developed at work☆10Aug 25, 2026Updated 2 months ago
- ☆19Feb 10, 2025Updated last year
- ☆18Oct 10, 2025Updated last year
- ☆19Aug 30, 2020Updated 6 years ago
- Open source AI ASIC chip for LLAMA inspired by Taalas☆17May 20, 2026Updated 5 months ago
- A Chisel verison of the tiny-gpu project, with more verification codes than original implementation☆14Jan 22, 2025Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆170Dec 8, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- 电子设计竞赛 倒立摆系统☆29Dec 29, 2018Updated 7 years ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆21Jun 1, 2019Updated 7 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆27Oct 28, 2025Updated last year
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆36Feb 1, 2023Updated 3 years ago
- XiangShanLab is the open-source XiangShan ecosystem's entry layer — a learning, practice, and collaboration hub spanning the RISC-V proce…☆58Updated this week
- 基于海云捷讯（现皓耀）的机械臂控制系统-2025年集成电路创新大赛（集创赛）FPGA应用赛道作品 全国二等奖（机械臂控制部分）☆37Jun 7, 2026Updated 4 months ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- ☆26Oct 14, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 第八届集创赛紫光同创杯音频处理国家二等奖☆27Oct 15, 2024Updated 2 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆24Nov 21, 2020Updated 5 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆19Feb 2, 2026Updated 8 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 6 months ago
- 紫光同创FPGA大赛☆42Mar 19, 2025Updated last year
- LMS sound filtering by Verilog☆44Apr 5, 2020Updated 6 years ago
- A Modern SystemVerilog Coding IDE.☆151Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆152Sep 17, 2026Updated last month
- 2023集创赛紫光同创杯一等奖项目☆187Jan 7, 2024Updated 2 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- 基于FPGA进行车牌识别☆126Oct 19, 2023Updated 3 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆52Oct 21, 2016Updated 10 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆23Dec 2, 2024Updated last year