第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）
☆34Aug 17, 2026Updated last month
Alternatives and similar repositories for RV32I-Pipline-CPU-trace-JYD
Users that are interested in RV32I-Pipline-CPU-trace-JYD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Dec 30, 2025Updated 8 months ago
- A repository to record.☆16Dec 17, 2025Updated 9 months ago
- MSPM0L1306相关项目（24电赛H题，23电赛云台）☆15Aug 4, 2024Updated 2 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆26Jul 16, 2026Updated 2 months ago
- 电子设计竞赛 倒立摆系统☆29Dec 29, 2018Updated 7 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆20Jun 1, 2019Updated 7 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆26Oct 28, 2025Updated 10 months ago
- ☆24Mar 25, 2023Updated 3 years ago
- 基于海云捷讯（现皓耀）的机械臂控制系统-2025年集成电路创新大赛（集创赛）FPGA应用赛道作品 全国二等奖（机械臂控制部分）☆36Jun 7, 2026Updated 3 months ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆131Sep 1, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 第八届集创赛紫光同创杯音频处理国家二等奖☆27Oct 15, 2024Updated last year
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- 紫光同创FPGA大赛☆40Mar 19, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆32Apr 7, 2025Updated last year
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆23Dec 2, 2024Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构 、基础、验证等☆151Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 2023集创赛紫光同创杯一等奖项目☆183Jan 7, 2024Updated 2 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆51Oct 21, 2016Updated 9 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 23, 2025Updated 10 months ago
- 吉林大学抢课软件，有GUI☆81Sep 11, 2026Updated last week
- Tutorials on Vitis AI Created by LogicTronix!☆37Jul 5, 2024Updated 2 years ago
- ☆51Dec 17, 2023Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆65Jun 30, 2026Updated 2 months ago
- ☆35Sep 2, 2019Updated 7 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆71Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- 电子设计大赛备赛图（控制、信号、电源三大方向）⛽☆60Mar 27, 2021Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆52Jun 24, 2022Updated 4 years ago
- ☆54Sep 24, 2020Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆93Aug 6, 2022Updated 4 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆68Mar 21, 2024Updated 2 years ago
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆83Nov 23, 2025Updated 9 months ago