第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）
☆30May 5, 2026Updated 2 months ago
Alternatives and similar repositories for RV32I-Pipline-CPU-trace-JYD
Users that are interested in RV32I-Pipline-CPU-trace-JYD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Aug 30, 2020Updated 5 years ago
- 2021电赛国赛电力电子-三端口DCDC练习题仓库 主控使用STM32G474☆19Apr 8, 2023Updated 3 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- 电子设计竞赛 倒立摆系统☆29Dec 29, 2018Updated 7 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- ☆23Mar 25, 2023Updated 3 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆25Oct 28, 2025Updated 8 months ago
- 基于海云捷讯（现皓耀）的机械臂控制系统-2025年集成电路创新大赛（集创赛）FPGA应用赛道作品 全国二等奖（机械臂控制部分）☆33Jun 7, 2026Updated last month
- 2023年电赛H题工程，完成所有问题。主控采用STM32，软件上采用DFT与FFT算法，通过控制定时器实现精准延时，从而实现相位校准，抑制漂移☆41Jul 16, 2024Updated 2 years ago
- 第八届集创赛紫光同创杯音频处理国家二等奖☆27Oct 15, 2024Updated last year
- A Modern SystemVerilog Coding IDE.☆130Updated this week
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆22Aug 20, 2024Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- 基于FPGA进行车牌识别☆125Oct 19, 2023Updated 2 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated 2 months ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tutorials on Vitis AI Created by LogicTronix!☆37Jul 5, 2024Updated 2 years ago
- ☆51Dec 17, 2023Updated 2 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆36Jan 23, 2024Updated 2 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆63Jun 30, 2026Updated 3 weeks ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆46Mar 22, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source 32-bit RISC-V soft-core processor☆49Sep 1, 2025Updated 10 months ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 6 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆63Mar 13, 2025Updated last year
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆83Nov 23, 2025Updated 7 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆366Apr 25, 2026Updated 2 months ago
- riscv指令集，单周期以及五级流水线CPU☆132Jan 6, 2025Updated last year
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago