第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）
☆35Aug 17, 2026Updated last month
Alternatives and similar repositories for RV32I-Pipline-CPU-trace-JYD
Users that are interested in RV32I-Pipline-CPU-trace-JYD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本项目使用 STM32F103C8T6 微控制器实现 2024 年电子设计竞赛 H 题的解决方案。项目代码和相关资源已开源，供大家学习和参考☆17Jun 20, 2025Updated last year
- MSPM0L1306相关项目（24电赛H题，23电赛云台）☆15Aug 4, 2024Updated 2 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated 2 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆26Jul 16, 2026Updated 2 months ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆21Jun 1, 2019Updated 7 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- 对酒当歌晚 长亭在B站的关于Vitis HLS的视频教程的源代码☆27Oct 28, 2025Updated 11 months ago
- ☆24Mar 25, 2023Updated 3 years ago
- Firefly-Mod 魔改自用博客，和Firefly一样部署方式，使用前记得修改配置文件和删掉public里面两个indexnow文件（百度和头条SEO用的，这个得自己独立配置）。☆50Updated this week
- ☆18Jun 19, 2021Updated 5 years ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆141Sep 26, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 第八届集创赛紫光同创杯音频处理国家二等奖☆27Oct 15, 2024Updated last year
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- 紫光同创FPGA大赛☆40Mar 19, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆32Apr 7, 2025Updated last year
- 基于FPGA进行车牌识别☆126Oct 19, 2023Updated 2 years ago
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆23Dec 2, 2024Updated last year
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆152Sep 17, 2026Updated 3 weeks ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆51Oct 21, 2016Updated 9 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆65Jun 30, 2026Updated 3 months ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- 电子设计大赛备赛图（控制、信号、电源三大方向）⛽☆60Mar 27, 2021Updated 5 years ago
- An open-source 32-bit RISC-V soft-core processor☆48Sep 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆50Mar 22, 2019Updated 7 years ago
- 2021电赛f题送药小车☆83Apr 12, 2022Updated 4 years ago
- ☆54Sep 24, 2020Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated 9 months ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆462Apr 25, 2026Updated 5 months ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆70Mar 21, 2024Updated 2 years ago