第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）
☆31Aug 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for RV32I-Pipline-CPU-trace-JYD
Users that are interested in RV32I-Pipline-CPU-trace-JYD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆35Sep 23, 2024Updated last year
- 2024年ti电子设计大赛h题，全部完赛代码，使用M0G3507主控☆21Jul 6, 2025Updated last year
- An implementation of the Advanced Encryption Standard (AES) encryption algorithm using Verilog supporting AES-128, AES-192, and AES-256 e…☆17Jun 7, 2025Updated last year
- ☆20Feb 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2023全国大学生电子设计大赛（电赛）A题，并联并网逆变器☆19Dec 24, 2024Updated last year
- MSPM0L1306相关项目（24电赛H题，23电赛云台）☆16Aug 4, 2024Updated 2 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- 2021电赛国赛电力电子-三端口DCDC练习题仓库 主控使用STM32G474☆19Apr 8, 2023Updated 3 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆35Feb 1, 2023Updated 3 years ago
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆20Jun 1, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆26Oct 28, 2025Updated 10 months ago
- 2023年电赛H题工程，完成所有问题。主控采用STM32，软件上采用DFT与FFT算 法，通过控制定时器实现精准延时，从而实现相位校准，抑制漂移☆42Aug 15, 2026Updated 2 weeks ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆20Feb 2, 2026Updated 6 months ago
- ☆18Jun 19, 2021Updated 5 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- 基于FPGA进行车牌识别☆126Oct 19, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆24Dec 2, 2024Updated last year
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆150Apr 30, 2026Updated 4 months ago
- 2023集创赛紫光同创杯一等奖项目☆181Jan 7, 2024Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 10 months ago
- 吉林大学抢课软件，有GUI☆66Jul 3, 2026Updated last month
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆38Jan 23, 2024Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆64Jun 30, 2026Updated 2 months ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆49Mar 22, 2019Updated 7 years ago
- An open-source 32-bit RISC-V soft-core processor☆49Sep 1, 2025Updated 11 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆52Jun 24, 2022Updated 4 years ago
- ☆53Sep 24, 2020Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 7 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆67Mar 13, 2025Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆68Mar 21, 2024Updated 2 years ago