第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）
☆31May 5, 2026Updated 3 months ago
Alternatives and similar repositories for RV32I-Pipline-CPU-trace-JYD
Users that are interested in RV32I-Pipline-CPU-trace-JYD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Dec 30, 2025Updated 7 months ago
- 第八届集创赛紫光同创杯国二FPGA部分☆36Sep 23, 2024Updated last year
- 2024年ti电子设计大赛h题，全部完赛代码，使用M0G3507主控☆21Jul 6, 2025Updated last year
- ☆21Feb 10, 2025Updated last year
- A repository to record.☆16Dec 17, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 2021电赛国赛电力电子-三端口DCDC练习题仓库 主控使用STM32G474☆19Apr 8, 2023Updated 3 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 6 years ago
- Floating-point matrix multiplication implementation (arbitrary precision)☆18Aug 3, 2021Updated 5 years ago
- 对酒当歌晚长亭在B站的关于Vitis HLS的视频教程的源代码☆25Oct 28, 2025Updated 9 months ago
- ☆23Mar 25, 2023Updated 3 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆20Feb 2, 2026Updated 6 months ago
- A Modern SystemVerilog Coding IDE.☆135Updated this week
- 第八届集创赛紫光同创杯音频处理国家二等奖☆28Oct 15, 2024Updated last year
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆24Aug 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- 本工程使用纯verilog编写rtl代码，在FPGA上搭建神经网络LeNet-5，实现手写数字识别的功能。☆42Nov 18, 2024Updated last year
- 紫光同创FPGA大赛☆39Mar 19, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- 2023年全国大学生集成电路创新创业大赛-海运捷讯杯-全国二等奖作品 FPGA-Based SSD-MobileNet Acceleator; CNN Acceleator; China IC Competition☆24Dec 2, 2024Updated last year
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆148Apr 30, 2026Updated 3 months ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 6 years ago
- 2023集创赛紫光同创杯一等奖项目☆181Jan 7, 2024Updated 2 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 吉林大学抢课软件，有GUI☆65Jul 3, 2026Updated last month
- Tutorials on Vitis AI Created by LogicTronix!☆37Jul 5, 2024Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆64Jun 30, 2026Updated last month
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆48Mar 22, 2019Updated 7 years ago
- An open-source 32-bit RISC-V soft-core processor☆49Sep 1, 2025Updated 11 months ago
- 2021电赛f题送药小车☆84Apr 12, 2022Updated 4 years ago
- ☆53Sep 24, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 7 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆65Mar 13, 2025Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆66Mar 21, 2024Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆93Aug 6, 2022Updated 4 years ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆391Apr 25, 2026Updated 3 months ago
- AMD YES!☆150Jul 29, 2026Updated last week
- riscv指令集，单周期以及五级流水线CPU☆133Jan 6, 2025Updated last year