Lcrypto / FEC-Archive-VerilogLinks
Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo co…
☆76Updated 2 years ago
Alternatives and similar repositories for FEC-Archive-Verilog
Users that are interested in FEC-Archive-Verilog are comparing it to the libraries listed below
Sorting:
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆56Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆38Updated 7 years ago
- Low Density Parity Check Decoder☆17Updated 9 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆44Updated 11 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 5 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- NMS_decode☆15Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆17Updated 2 years ago
- Python productivity for RFSoC platforms☆80Updated last week
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- FIR implemention with Verilog☆48Updated 6 years ago