Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward Error Correction coders and decoders Hamming code, Golay code (24), 4-dimension 8-ary phase shift keying trellis coded modulation (TCM_4D_8PSK), BCH, CCSDS and recursive systematic convolutional (RSC) Turbo co…
☆84Apr 28, 2023Updated 3 years ago
Alternatives and similar repositories for FEC-Archive-Verilog
Users that are interested in FEC-Archive-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matlab and Python implementation of Different Information Theoretical Bounds: Shannon limit, Sphere Packaging Bound, Polyanskiy bound, …☆15Apr 28, 2023Updated 3 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆151Updated this week
- ☆10Apr 28, 2023Updated 3 years ago
- Verilog based BCH encoder/decoder☆140Sep 26, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Polar Codes Implementation on Vhdl☆13Jun 4, 2016Updated 10 years ago
- Simulated annealing lifting for high girth QC-LDPC include ACE/EMD optimization. Make QC-LDPC from protograph (base matrix)☆29May 31, 2024Updated 2 years ago
- ☆18Apr 28, 2023Updated 3 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- Density evolution for LDPC codes construction under AWGN-channel: reciprocal-channel approximation (RCA), Gaussian Evolution, Covariance …☆46Apr 9, 2024Updated 2 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆20Dec 1, 2024Updated last year
- Non Binary-LDPC sum-product decoder (flooding and layered) using FFT (QSPA-FFT)☆17Jun 25, 2025Updated last year
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆20Jul 22, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Polar coding, decoding, and testing☆13Oct 11, 2023Updated 3 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- SRDNN channel estimation show more 1 dB gain under LTE EPA/ETU and 5G NR channels compare to MMSE channel estimation and ability to work …☆30Aug 27, 2025Updated last year
- BP list decoding for polar codes☆14Sep 1, 2023Updated 3 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆38May 31, 2024Updated 2 years ago
- ☆13Oct 28, 2022Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- Number Geometry methods: Shortest Vector Problem and Shorter Basis Problem in Lattice (Hamming distance, Bounded distance decoding, bina…☆15May 19, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple platform to Study 5G eMBB MET QC-LDPC codes and BP MS OMS NMS decoders☆35Apr 28, 2023Updated 3 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- Progressive edge growth PEG for LDPC code and QC-LDPC construction C++, Python, Matlab PEG with ACE and Avoiding Generating Small Cycles…☆37Jun 23, 2025Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 3 years ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆31Dec 17, 2020Updated 5 years ago
- Machine Learning and Optimization for Communications Systems☆14Jun 8, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Non-optimized MATLAB implementations of GRAND☆32Feb 6, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- RTL implementation of components for DVB-S2☆149May 25, 2026Updated 4 months ago
- c code for Non-Binary LDCP decoder☆19Jan 18, 2024Updated 2 years ago
- Generate a Deep Neural Network for Equalization of Optical channels☆17Aug 12, 2021Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆40Oct 4, 2024Updated 2 years ago