Alternatives and similar repositories for Nexys-4-OOB

Users that are interested in Nexys-4-OOB are comparing it to the libraries listed below

• Digilent / Nexys-4-DDR-OOB
  ☆30Updated 6 years ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆348Updated 3 years ago
• Digilent / vivado-boards
  ☆468Updated 3 months ago
• fpgadeveloper / microzed-base
  Base project for the MicroZed
  ☆29Updated 4 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆238Updated last year
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆526Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆195Updated 2 years ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆82Updated 5 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆189Updated 2 years ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆174Updated last year
• fabriziotappero / Free-Range-VHDL-book
  Latex source files of the open-source book FREE RANGE VHDL
  ☆304Updated 7 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆279Updated last year
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆595Updated 2 months ago
• lucaceresoli / zynqmp-pmufw-builder
  A simple script to build a PMU firmware for Xilinx ZynqMP
  ☆36Updated 4 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆249Updated 2 weeks ago
• openrisc / tutorials
  OpenRISC Tutorials
  ☆46Updated last week
• HDLForBeginners / Examples
  ☆106Updated 2 years ago
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆424Updated 7 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆673Updated 3 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆161Updated last week
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆379Updated 6 years ago
• frobino / axi_custom_ip_tb
  A testbench for an axi lite custom IP
  ☆23Updated 10 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆225Updated last week
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆410Updated 3 weeks ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆201Updated 11 months ago
• ShawnHymel / introduction-to-fpga
  ☆184Updated 3 years ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,069Updated 3 months ago
• altera-fpga / linux-socfpga
  Linux development repository for socfpga
  ☆263Updated last week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆409Updated 2 weeks ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆142Updated last week