Alternatives and similar repositories for Nexys-4-OOB

Users that are interested in Nexys-4-OOB are comparing it to the libraries listed below

• Digilent / Nexys-4-DDR-OOB
  ☆31Updated 7 years ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆359Updated 3 years ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆169Updated last week
• Digilent / digilent-vivado-scripts
  ☆70Updated 6 months ago
• digital-design-hq / Digital-Resources
  ☆64Updated 4 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆97Updated 11 months ago
• sahandKashani / SoC-FPGA-Design-Guide
  Tutorial for using the DE1-SoC/DE0-Nano-SoC boards for bare-metal and linux programming
  ☆69Updated 7 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆201Updated 3 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆207Updated last year
• openhwgroup / cve2
  The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…
  ☆56Updated this week
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆153Updated 4 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆192Updated 2 months ago
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆186Updated last year
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆82Updated 2 years ago
• MJoergen / formal
  Playing around with Formal Verification of Verilog and VHDL
  ☆65Updated 4 years ago
• GordonMcGregor / vcd_parser
  A VCD parser object
  ☆40Updated 12 years ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆591Updated last month
• Digilent / vivado-boards
  ☆484Updated 6 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆370Updated this week
• edaplayground / eda-playground
  EDA Playground -- The FREE IDE for SystemVerilog, Verilog, and VHDL
  ☆67Updated last week
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆164Updated 5 months ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆246Updated last year
• SimpleCPU / SimpleCPU
  An open source CPU design and verification platform for academia
  ☆116Updated 5 months ago
• mcjtag / tcam
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆55Updated 2 years ago
• The-OpenROAD-Project / OpenLane-MPW-CI
  ☆19Updated last year
• fpgadeveloper / microzed-base
  Base project for the MicroZed
  ☆30Updated 4 years ago
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆143Updated last year
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities
  ☆132Updated last week
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆384Updated 6 years ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆193Updated 2 years ago