Rishabh-zhcet / 3DOF_RoboticArmFPGALinks
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆20Updated 3 years ago
Alternatives and similar repositories for 3DOF_RoboticArmFPGA
Users that are interested in 3DOF_RoboticArmFPGA are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆17Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- opensource EDA tool flor VLSI design☆33Updated last year
- ☆17Updated last month
- ☆41Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆61Updated 3 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- ☆13Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- Vitis Model Composer Examples and Tutorials☆102Updated last week
- SystemVerilog Tutorial☆153Updated last month
- ☆12Updated 2 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆203Updated last month
- FPGA Design of a Neural Network for Color Detection☆76Updated 4 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆23Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- RTL to GDS via Cadence Tools☆11Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- Verilog library for developing robotics applications using FPGAs☆71Updated 11 months ago
- ☆12Updated 6 months ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆35Updated last year
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆26Updated 3 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆11Updated 10 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 2 months ago