Rishabh-zhcet / 3DOF_RoboticArmFPGALinks
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆20Updated 3 years ago
Alternatives and similar repositories for 3DOF_RoboticArmFPGA
Users that are interested in 3DOF_RoboticArmFPGA are comparing it to the libraries listed below
Sorting:
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 4 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆220Updated 6 months ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- ☆45Updated last year
- ☆18Updated last month
- ☆117Updated last year
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆26Updated 7 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated last year
- Vitis Model Composer Examples and Tutorials☆113Updated last week
- ☆13Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated last year
- SystemVerilog Tutorial☆185Updated 2 weeks ago
- FPGA Design of a Neural Network for Color Detection☆80Updated 10 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated 2 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆122Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆25Updated 2 years ago
- Verilog HDL files☆161Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆278Updated 6 months ago
- Lecture about FIR filter on an FPGA☆12Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆22Updated 2 years ago
- Trying to get a new skill☆27Updated 11 months ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago