Rishabh-zhcet / 3DOF_RoboticArmFPGALinks
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆21Updated 3 years ago
Alternatives and similar repositories for 3DOF_RoboticArmFPGA
Users that are interested in 3DOF_RoboticArmFPGA are comparing it to the libraries listed below
Sorting:
- Image Processing Toolbox in Verilog using Basys3 FPGA☆226Updated 8 months ago
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆31Updated 6 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Updated last year
- ☆116Updated 2 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- FPGA Design of a Neural Network for Color Detection☆83Updated 11 months ago
- ☆13Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Updated 2 years ago
- 100 Days of RTL☆407Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Vitis Model Composer Examples and Tutorials☆114Updated last week
- This repo provide an index of VLSI content creators and their materials☆164Updated last year
- SystemVerilog Tutorial☆190Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆175Updated 2 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆30Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- ☆18Updated 2 months ago
- ☆300Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆106Updated 2 years ago
- ☆47Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated 2 years ago
- Trying to get a new skill☆31Updated last year
- Verilog HDL files☆170Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- A collection of great digital IC project/tutorial/website etc..☆142Updated 3 years ago
- Lecture about FIR filter on an FPGA☆13Updated last year