Rishabh-zhcet / 3DOF_RoboticArmFPGALinks
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆20Updated 3 years ago
Alternatives and similar repositories for 3DOF_RoboticArmFPGA
Users that are interested in 3DOF_RoboticArmFPGA are comparing it to the libraries listed below
Sorting:
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆219Updated 6 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 4 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆29Updated 2 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- SystemVerilog Tutorial☆183Updated this week
- ☆44Updated last year
- ☆117Updated last year
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆276Updated 6 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆157Updated 4 years ago
- ☆18Updated 2 weeks ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆29Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆22Updated 2 years ago
- Verilog HDL files☆160Updated last year
- ☆14Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆120Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆60Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆67Updated 4 years ago
- ☆13Updated 11 months ago
- The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video…☆23Updated 5 years ago
- FPGA Design of a Neural Network for Color Detection☆78Updated 9 months ago
- learn the combinational and sequential logic circuit.☆30Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆143Updated last month
- 100 Days of RTL☆402Updated last year