Rishabh-zhcet / 3DOF_RoboticArmFPGA
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for 3DOF_RoboticArmFPGA
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated last week
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 5 months ago
- ☆13Updated 2 years ago
- ☆26Updated 7 months ago
- opensource EDA tool flor VLSI design☆29Updated last year
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆51Updated last year
- ☆16Updated last year
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆25Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Lecture about FIR filter on an FPGA☆13Updated 5 months ago
- Architectural design of data router in verilog☆27Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- SystemVerilog Tutorial☆113Updated 11 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆93Updated 9 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆28Updated 10 months ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- ☆11Updated last year
- Single Cycle RISC MIPS Processor☆30Updated 3 years ago
- ☆99Updated 10 months ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆110Updated 3 months ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- This repo provide an index of VLSI content creators and their materials☆135Updated 2 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆83Updated 3 months ago