Rishabh-zhcet / 3DOF_RoboticArmFPGALinks
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆19Updated 3 years ago
Alternatives and similar repositories for 3DOF_RoboticArmFPGA
Users that are interested in 3DOF_RoboticArmFPGA are comparing it to the libraries listed below
Sorting:
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- FPGA Design of a Neural Network for Color Detection☆77Updated 5 months ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- Image Processing Toolbox in Verilog using Basys3 FPGA☆206Updated 2 months ago
- opensource EDA tool flor VLSI design☆32Updated last year
- Kria Vitis platforms and overlays☆103Updated 2 months ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated last year
- Lecture about FIR filter on an FPGA☆12Updated last year
- ☆113Updated last year
- ☆273Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Vitis Model Composer Examples and Tutorials☆102Updated last month
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆61Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆111Updated 3 years ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- ☆13Updated 7 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- Trying to get a new skill☆24Updated 6 months ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated last month
- RISC-V-5 stage pipelined in verilog☆10Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago
- Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA☆27Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 7 months ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆139Updated 3 years ago
- ☆41Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆17Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆22Updated last year
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆26Updated 2 years ago