Rishabh-zhcet / 3DOF_RoboticArmFPGA
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆19Updated 2 years ago
Alternatives and similar repositories for 3DOF_RoboticArmFPGA:
Users that are interested in 3DOF_RoboticArmFPGA are comparing it to the libraries listed below
- Kria Vitis platforms and overlays☆96Updated 2 weeks ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 10 months ago
- ☆28Updated 11 months ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆13Updated 2 years ago
- ☆13Updated 2 years ago
- ☆13Updated 3 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆16Updated 11 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆51Updated 3 years ago
- FPGA Design of a Neural Network for Color Detection☆75Updated last month
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆17Updated 4 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated last year
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆26Updated 10 months ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 4 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆193Updated last year
- opensource EDA tool flor VLSI design☆32Updated last year
- Lecture about FIR filter on an FPGA☆11Updated 10 months ago
- ☆13Updated 4 months ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- SystemVerilog Tutorial☆137Updated last week
- learn the combinational and sequential logic circuit.☆14Updated last week
- This repository contains the design files of RISC-V Single Cycle Core☆36Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- The Kria Robotics Stack (KRS) is a ROS 2 superset for industry, an integrated set of robot libraries and utilities to accelerate the deve…☆52Updated 3 months ago
- UVM and System Verilog Manuals☆39Updated 6 years ago
- Implementation of RISC-V RV32I☆17Updated 2 years ago