Rishabh-zhcet / 3DOF_RoboticArmFPGA
This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the Nexys-4 DDR Artix-7 FPGA of Xilinx. This repo contails all the files necessary to complete the project such as Verilog code, test bench and constrain file.
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for 3DOF_RoboticArmFPGA
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆14Updated 3 weeks ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆23Updated 6 years ago
- ☆26Updated 7 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆26Updated last year
- Lecture about FIR filter on an FPGA☆13Updated 6 months ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- opensource EDA tool flor VLSI design☆29Updated last year
- Architectural design of data router in verilog☆27Updated 4 years ago
- ☆99Updated 10 months ago
- ☆13Updated 2 years ago
- SystemVerilog Tutorial☆114Updated 11 months ago
- ☆16Updated last year
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23Updated 6 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆10Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆53Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- UVM and System Verilog Manuals☆36Updated 5 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆29Updated 11 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Verilog library for developing robotics applications using FPGAs☆65Updated 4 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆98Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆69Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆84Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 2 weeks ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆81Updated 2 years ago
- FPGA Design of a Neural Network for Color Detection☆72Updated 6 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆30Updated 5 months ago
- This repo provide an index of VLSI content creators and their materials☆136Updated 3 months ago