SPI ELF bootloader for Xilinx Microblaze processors
☆27Oct 17, 2017Updated 8 years ago
Alternatives and similar repositories for elf-bootloader
Users that are interested in elf-bootloader are comparing it to the libraries listed below
Sorting:
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Dec 8, 2025Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- A Commodore 64 Cartridge Dumper☆24Jul 8, 2014Updated 11 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Driver for Microchip UNI/O devices on Nanode (eg. the MAC address chip)☆25Dec 31, 2011Updated 14 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Xilinx Virtual Cable Daemon☆125Mar 6, 2025Updated 11 months ago
- ☆32Mar 12, 2021Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆10Jun 26, 2025Updated 8 months ago
- Convert a Image to a COE file for Vivado☆10Apr 14, 2025Updated 10 months ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- ☆37Jan 11, 2021Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Jan 31, 2023Updated 3 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- A robot controlling program based on ROS 2 for RoboMaster Team Meta☆13Jan 15, 2026Updated last month
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Aug 18, 2025Updated 6 months ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated 3 weeks ago
- ☆20May 8, 2012Updated 13 years ago