SPI ELF bootloader for Xilinx Microblaze processors
☆27Oct 17, 2017Updated 8 years ago
Alternatives and similar repositories for elf-bootloader
Users that are interested in elf-bootloader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 7 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 5 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆50May 29, 2022Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- A Commodore 64 Cartridge Dumper☆24Jul 8, 2014Updated 11 years ago
- Driver for Microchip UNI/O devices on Nanode (eg. the MAC address chip)☆25Dec 31, 2011Updated 14 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆38Jun 7, 2022Updated 4 years ago
- RISC-V fast interrupt controller☆35Apr 16, 2026Updated last month
- Point of light effects with an Adafruit NeoPixel matrix☆14Jan 26, 2021Updated 5 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- ☆11Dec 19, 2016Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆33Mar 12, 2021Updated 5 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated 2 years ago
- Commodore 64 Internal RAM Expansion with integrated MMU☆37Jan 28, 2021Updated 5 years ago
- Remove 8x8-pixel artifacts from JPEGs.☆16May 1, 2026Updated last month
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆53Sep 14, 2020Updated 5 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- Test suite for Linux framebuffer☆13Jul 1, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Manifests for my rockchip yocto repo☆11Dec 2, 2025Updated 6 months ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- ☆10Oct 18, 2024Updated last year
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 5 months ago
- ☆23May 14, 2020Updated 6 years ago