SPI ELF bootloader for Xilinx Microblaze processors
☆27Oct 17, 2017Updated 8 years ago
Alternatives and similar repositories for elf-bootloader
Users that are interested in elf-bootloader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- Loadable Module for Keystone Enclave☆19Sep 24, 2022Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆48May 29, 2022Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Driver for Microchip UNI/O devices on Nanode (eg. the MAC address chip)☆25Dec 31, 2011Updated 14 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- 音源☆17Dec 4, 2023Updated 2 years ago
- ☆33Mar 12, 2021Updated 5 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated 2 years ago
- Adds Switch's UI sounds to your keyboard presses.☆11Jun 23, 2022Updated 3 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆53Sep 14, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 7 years ago
- A bitmap font for DOS, derived from Terminus.☆36Jun 8, 2021Updated 4 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 9 months ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- Test suite for Linux framebuffer☆13Jul 1, 2021Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆10May 20, 2022Updated 4 years ago
- Manifests for my rockchip yocto repo☆11Dec 2, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- ☆10Oct 18, 2024Updated last year
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 5 months ago
- 程序员的数学3 线性代数 代码☆10Jun 10, 2018Updated 7 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆146Mar 6, 2026Updated 2 months ago
- Parse hardware design information to generate project specific machine configuration☆18May 14, 2026Updated last week
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago