SPI ELF bootloader for Xilinx Microblaze processors
☆27Oct 17, 2017Updated 8 years ago
Alternatives and similar repositories for elf-bootloader
Users that are interested in elf-bootloader are comparing it to the libraries listed below
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 6 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆54Dec 6, 2023Updated 2 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Dec 8, 2025Updated 3 months ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆27Jan 7, 2018Updated 8 years ago
- A Commodore 64 Cartridge Dumper☆24Jul 8, 2014Updated 11 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆36Jun 7, 2022Updated 3 years ago
- RISC-V fast interrupt controller☆33Nov 20, 2025Updated 4 months ago
- Point of light effects with an Adafruit NeoPixel matrix☆14Jan 26, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆125Mar 6, 2025Updated last year
- ☆11Dec 19, 2016Updated 9 years ago
- Commodore 64 Internal RAM Expansion with integrated MMU☆34Jan 28, 2021Updated 5 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated last year
- ☆32Mar 12, 2021Updated 5 years ago
- Adds Switch's UI sounds to your keyboard presses.☆11Jun 23, 2022Updated 3 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆52Sep 14, 2020Updated 5 years ago
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 6 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 7 months ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 7 years ago
- Equihash Proof of Work for Node.js☆10Oct 3, 2017Updated 8 years ago
- Test suite for Linux framebuffer☆13Jul 1, 2021Updated 4 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Nov 7, 2018Updated 7 years ago
- Manifests for my rockchip yocto repo☆11Dec 2, 2025Updated 3 months ago
- ☆10Jun 26, 2025Updated 8 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆144Mar 6, 2026Updated 2 weeks ago
- ☆10Oct 18, 2024Updated last year
- Sublime Text 非官方中文语言包☆10Dec 15, 2025Updated 3 months ago