SPI ELF bootloader for Xilinx Microblaze processors
☆27Oct 17, 2017Updated 8 years ago
Alternatives and similar repositories for elf-bootloader
Users that are interested in elf-bootloader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGArduino binary☆13Aug 5, 2019Updated 7 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆88Oct 6, 2022Updated 3 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆21May 30, 2019Updated 7 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆24May 11, 2021Updated 5 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆94Aug 10, 2018Updated 8 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆55Dec 6, 2023Updated 2 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆17May 14, 2026Updated 2 months ago
- Ethernet PHY PMOD (Microchip LAN8720A PHY)☆51May 29, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- RCA COSMAC CDP1802 functional equivalent CPU core in VHDL☆29Jan 7, 2018Updated 8 years ago
- Driver for Microchip UNI/O devices on Nanode (eg. the MAC address chip)☆26Dec 31, 2011Updated 14 years ago
- A Commodore 64 Cartridge Dumper☆24Jul 8, 2014Updated 12 years ago
- RISC-V fast interrupt controller☆35Updated this week
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 8 years ago
- This repository contains source code for Universal boot loader This repository contains source code for Universal boot loader for use wit…☆12Aug 19, 2025Updated 11 months ago
- ☆26Jul 6, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- ☆21Mar 20, 2021Updated 5 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 6 years ago
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- ICE40 FPGA Cape for Beaglebone☆53Sep 14, 2020Updated 5 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Remove 8x8-pixel artifacts from JPEGs.☆16Jul 30, 2026Updated last week
- Commodore 64 Internal RAM Expansion with integrated MMU☆37Jan 28, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- cJSON解析库的使用示例，包含简单和复杂JSON字符串的解析和构建。☆20Jul 23, 2019Updated 7 years ago
- Notes and files from reverse engineering the iClicker base station☆11May 18, 2019Updated 7 years ago
- 基于STM32F103RE+RT-Thread RTOS的新冠肺炎疫情监控平台，使用RT-Thread Studio开发，ESP8266作为联网设备，获取疫情API数据，cJSON数据解析，LCD数据展示。☆17Aug 15, 2020Updated 5 years ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago