jakubcabal / spi-fpga
SPI master and SPI slave for FPGA written in VHDL
☆166Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for spi-fpga
- SPI Master for FPGA - VHDL and Verilog☆261Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆185Updated 6 months ago
- FPGA Logic Analyzer and GUI☆90Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆215Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆251Updated 9 months ago
- Simple UART controller for FPGA written in VHDL☆91Updated 3 years ago
- Library of VHDL components that are useful in larger designs.☆229Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆201Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆234Updated 5 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆210Updated last week
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆223Updated 6 months ago
- Verilog UART☆121Updated 11 years ago
- WISHBONE SD Card Controller IP Core☆118Updated 2 years ago
- Fixed Point Math Library for Verilog☆121Updated 10 years ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- Examples using the Cyclone V SoC chip☆106Updated 5 years ago
- Flexible VHDL library☆180Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆109Updated 2 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆219Updated 4 years ago
- Verilog wishbone components☆109Updated 10 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆87Updated 4 years ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆103Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆368Updated 3 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆114Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆108Updated this week
- A simple implementation of a UART modem in Verilog.☆101Updated 3 years ago
- Verilog UART☆424Updated last year