SPI master and SPI slave for FPGA written in VHDL
☆181Apr 24, 2021Updated 4 years ago
Alternatives and similar repositories for spi-fpga
Users that are interested in spi-fpga are comparing it to the libraries listed below
Sorting:
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆45Apr 17, 2020Updated 5 years ago
- Simple UART controller for FPGA written in VHDL☆105Aug 7, 2021Updated 4 years ago
- SPI Master for FPGA - VHDL and Verilog☆329Aug 22, 2023Updated 2 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- A simple I2C minion in VHDL☆61Nov 2, 2019Updated 6 years ago
- Adafruit RGB LED Matrix Display Driver for use with FPGAs (written in VHDL)☆25Dec 1, 2012Updated 13 years ago
- SPI Slave for FPGA in Verilog and VHDL☆226May 11, 2024Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Mar 10, 2024Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- A FPGA core for a simple SDRAM controller.☆125Nov 13, 2021Updated 4 years ago
- VHDL library 4 FPGAs☆185Feb 23, 2026Updated last week
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆63Sep 3, 2022Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Simple SPI interface for FPGAs☆13Feb 8, 2014Updated 12 years ago
- Verilog SPI master and slave☆62Jan 4, 2016Updated 10 years ago
- VHDL I2S transmitter☆15Oct 29, 2018Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 2 weeks ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 6 months ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 5 months ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago