jakubcabal / spi-fpgaLinks
SPI master and SPI slave for FPGA written in VHDL
☆176Updated 4 years ago
Alternatives and similar repositories for spi-fpga
Users that are interested in spi-fpga are comparing it to the libraries listed below
Sorting:
- SPI Master for FPGA - VHDL and Verilog☆296Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆201Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆232Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆272Updated last year
- Simple UART controller for FPGA written in VHDL☆98Updated 3 years ago
- FPGA Logic Analyzer and GUI☆133Updated 2 years ago
- USB3 PIPE interface for Xilinx 7-Series☆217Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆296Updated 2 months ago
- Verilog UART☆172Updated 12 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆114Updated 3 years ago
- Library of VHDL components that are useful in larger designs.☆236Updated last year
- Collection of open-source peripherals in Verilog☆178Updated 3 years ago
- Flexible VHDL library☆187Updated last year
- WISHBONE SD Card Controller IP Core☆124Updated 2 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆247Updated last month
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆242Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last month
- ☆112Updated 3 months ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- A VHDL UART for communicating over a serial link with an FPGA☆74Updated 9 years ago
- ☆85Updated 8 years ago
- Examples using the Cyclone V SoC chip☆106Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆137Updated 3 years ago
- Verilog digital signal processing components☆143Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Verilog UART☆492Updated 4 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago