SPI master and SPI slave for FPGA written in VHDL
☆188Apr 24, 2021Updated 5 years ago
Alternatives and similar repositories for spi-fpga
Users that are interested in spi-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆47Apr 17, 2020Updated 6 years ago
- Simple UART controller for FPGA written in VHDL☆111Aug 7, 2021Updated 5 years ago
- SPI Master for FPGA - VHDL and Verilog☆349Aug 22, 2023Updated 3 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- SPI Slave for FPGA in Verilog and VHDL☆233May 11, 2024Updated 2 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- ☆14Mar 4, 2025Updated last year
- Connecting FPGA and Arduino using SPI.☆25Apr 30, 2022Updated 4 years ago
- A simple I2C minion in VHDL☆63Nov 2, 2019Updated 6 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆90Oct 6, 2022Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA core for a simple SDRAM controller.☆127Nov 13, 2021Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- 6551 ACIA VHDL core☆13Sep 24, 2021Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- VHDL library 4 FPGAs☆187Updated this week
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 6 months ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆43Feb 24, 2025Updated last year
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆64Sep 3, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- VHDL functional blocks with their simulations and test sequences☆21Oct 19, 2026Updated last week
- Simple SPI interface for FPGAs☆12Feb 8, 2014Updated 12 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆96Aug 10, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- I2C Slave Interface (Vhdl)☆27Feb 21, 2022Updated 4 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 12 years ago
- ☆11Sep 8, 2026Updated last month
- ☆13Oct 14, 2026Updated 2 weeks ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆45Mar 29, 2021Updated 5 years ago