jakubcabal / spi-fpgaLinks
SPI master and SPI slave for FPGA written in VHDL
☆180Updated 4 years ago
Alternatives and similar repositories for spi-fpga
Users that are interested in spi-fpga are comparing it to the libraries listed below
Sorting:
- Simple UART controller for FPGA written in VHDL☆103Updated 4 years ago
- FPGA Logic Analyzer and GUI☆141Updated 2 years ago
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆284Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- A full-speed device-side USB peripheral core written in Verilog.☆236Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆118Updated 3 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Library of VHDL components that are useful in larger designs.☆238Updated 2 years ago
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆325Updated last week
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 3 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆174Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆255Updated 3 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Verilog UART☆184Updated 12 years ago
- USB3 PIPE interface for Xilinx 7-Series☆234Updated 3 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆285Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆241Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆185Updated last week
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆259Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- ☆106Updated 2 years ago