sukrutrao / SAT-Solver-DPLL
A simple SAT solver that implements the DPLL algorithm with unit resolution
☆45Updated 5 years ago
Alternatives and similar repositories for SAT-Solver-DPLL:
Users that are interested in SAT-Solver-DPLL are comparing it to the libraries listed below
- A simple SAT solver based on the CDCL algorithm☆19Updated 5 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆137Updated 3 years ago
- An optimizing compiler in the Chinese Collegiate Student System Capability Challenge (Compiler Track) 2021☆61Updated 2 years ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆58Updated last year
- Optimizing compiler for SysY (C subset)☆40Updated 9 months ago
- ☆33Updated 5 years ago
- An unofficial reference implementation of the C Minus Minus Compiler☆52Updated 4 months ago
- A Simple CDCL Solver☆28Updated last year
- A fast compiler for SysY code☆18Updated 2 years ago
- 国科大编译作业：基于Clang的C语言解释执行器☆40Updated 3 years ago
- ☆53Updated 4 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 国科大编译作业二：LLVM Pass处理函数调用☆18Updated 3 years ago
- A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17☆43Updated 4 years ago
- 2021年华为毕昇杯中国科学技术大学Maho_Shojo队二等奖作品☆27Updated 2 years ago
- 南京大学山寨毕业论文模版☆121Updated 6 years ago
- c compiler based on flex(lex), bison(yacc) and LLVM, supports LLVM IR and obj code generation. 基于flex，bison以及LLVM，使用c++11实现的类C语法编译器, 支持生成…☆249Updated 7 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- 全国大学生计算机系统能力大赛编译系统设计赛项目☆242Updated 3 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- Program Design affiliated to General Course Design of CSE College, HUST, for students enrolled in 2018.☆14Updated 3 years ago
- 2022 USTC 011705 (OSH) Course Project of Runikraft Group☆12Updated 2 years ago
- 操作系统 2019 ucore labs☆46Updated 5 years ago
- 华中科技大学计算机学院 Verilog 语言课程☆47Updated 3 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- A simulator of Cache☆71Updated 4 months ago
- 国科大编译作业三：Point to 分析☆18Updated 3 years ago
- MiniVM is a virtual machine for executing Eeyore/Tigger IR.☆35Updated 3 years ago
- A repo to store the compiler project☆73Updated 2 years ago
- A group of students who are interested in Compilers, and they want to improve themselves together.☆26Updated 2 years ago