Alternatives and similar repositories for SAT-Solver-DPLL:

Users that are interested in SAT-Solver-DPLL are comparing it to the libraries listed below

• sukrutrao / SAT-Solver-CDCL
  A simple SAT solver based on the CDCL algorithm
  ☆19Updated 5 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆138Updated 3 years ago
• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆28Updated 2 years ago
• katherine1473789695 / ics2019
  my big project PA for the course Introduction To Computer System in Nanjing University, building an operating system based on qemu called…
  ☆13Updated 5 years ago
• wierton / ncc-tools
  A naive interpreter for IR of NJU compiler principle lab3, to accelerate interpretation, the ir will be compiled to machine-friendly bina…
  ☆15Updated 4 years ago
• shaowei-cai-group / ParKissat-RS
  Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)
  ☆22Updated 2 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 2 months ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler in the Chinese Collegiate Student System Capability Challenge (Compiler Track) 2021
  ☆61Updated last month
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆49Updated 3 years ago
• decaf-lang / minidecaf
  The MiniDecaf compilers.
  ☆67Updated 4 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• dtcxzyw / cmmc
  An unofficial reference implementation of the C Minus Minus Compiler
  ☆52Updated last month
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆58Updated 2 years ago
• OSH-2022 / x-runikraft
  2022 USTC 011705 (OSH) Course Project of Runikraft Group
  ☆12Updated 2 years ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆67Updated last year
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆45Updated last year
• nkgongxl / ucoreonrv
  ☆50Updated 4 years ago
• Kami-code / ICS-2020-Notes
  上海交通大学软件学院课程计算机系统基础（ICS）笔记
  ☆15Updated 3 years ago
• shaowei-cai-group / z3pp
  ☆48Updated 11 months ago
• ustb-owl / Uranus
  Uranus MIPS processor by MaxXing & USTB NSCSCC team
  ☆38Updated 5 years ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆103Updated 2 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• nzh63 / syc
  Optimizing compiler for SysY (C subset)
  ☆41Updated 10 months ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• segviol / indigo
  A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17
  ☆43Updated 4 years ago
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• luooofan / hblzbd_compiler
  A toy compiler that translates SysY (a subset of C language) into ARMv7a assembly.
  ☆12Updated 3 years ago