Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators
☆23Jan 30, 2024Updated 2 years ago
Alternatives and similar repositories for Heron
Users that are interested in Heron are comparing it to the libraries listed below
Sorting:
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Oct 26, 2022Updated 3 years ago
- Experiments and prototypes associated with IREE or MLIR☆56Aug 9, 2024Updated last year
- ☆13Nov 1, 2021Updated 4 years ago
- ESL-CGRA-simulator☆15Sep 8, 2025Updated 5 months ago
- ☆17Jan 24, 2024Updated 2 years ago
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆91Apr 26, 2025Updated 10 months ago
- ☆10Mar 8, 2025Updated 11 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆14Mar 8, 2025Updated 11 months ago
- A way to run both Chrome OS and Arch Linux simultaneously on a Samsung Chromebook☆14Aug 2, 2012Updated 13 years ago
- Cavs: An Efficient Runtime System for Dynamic Neural Networks☆15Sep 18, 2020Updated 5 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- ☆10Mar 2, 2024Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- ☆12May 28, 2020Updated 5 years ago
- ☆10Nov 16, 2024Updated last year
- a robust metric (robust fidelity) for XGNN (ICLR24)☆12Jun 3, 2025Updated 9 months ago
- ☆11Apr 16, 2023Updated 2 years ago
- SGQuant: Squeezing the Last Bit on Graph Neural Networks with Specialized Quantization☆11Aug 12, 2020Updated 5 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆56May 29, 2024Updated last year
- ☆11Jan 7, 2019Updated 7 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- Yet Another Finite Element Library☆10Sep 3, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Jan 19, 2020Updated 6 years ago
- ☆12Apr 16, 2022Updated 3 years ago
- Arrow Matrix Decomposition - Communication-Efficient Distributed Sparse Matrix Multiplication☆15Mar 25, 2024Updated last year
- Linux programming environment course in Chinese☆12Nov 19, 2017Updated 8 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago