Open source FPGA silicon
β348May 27, 2026Updated 3 months ago
Alternatives and similar repositories for aegis
Users that are interested in aegis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular RISC-V implementation & SoCβ19Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ286Updated this week
- A tiny FABulous FPGA for TTIHP26aβ15Apr 9, 2026Updated 4 months ago
- Fabric generator and CAD tools graphical frontendβ18Aug 5, 2025Updated last year
- β63Jul 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Exploring gate level simulationβ59Mar 27, 2026Updated 5 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ107Updated this week
- β173Jan 4, 2026Updated 7 months ago
- FPGA synthesis toolβ144Updated this week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tapeβ¦β42Jul 10, 2026Updated last month
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)β83Aug 10, 2026Updated 3 weeks ago
- Tiny Tapeout project build tools + chip integration scriptsβ35Aug 20, 2026Updated last week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ24Nov 17, 2021Updated 4 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.β48Jul 13, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Elements Software Development Kitβ13Jan 8, 2026Updated 7 months ago
- ASIC implementation flow infrastructure, successor to OpenLaneβ525Updated this week
- Zucker SOCβ17Jun 11, 2025Updated last year
- Open-source PDK version managerβ61Updated this week
- A hardware component library developed with ROHD.β115Jul 1, 2026Updated last month
- Netlist API (and more) for EDA flow developmentβ160Updated this week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlistsβ42Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β610Updated this week
- Full Speed USB DFU interface for FPGA and ASIC designsβ21Mar 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C compiler in Zigβ22Jul 20, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β269Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotbβ60Aug 19, 2026Updated last week
- A minimalist HDL built entirely from logic gates for education and experimentation. Compiles circuits to C so that they can run anywhereβ51Jul 3, 2026Updated last month
- HeiChips 2025 LibreLane Workshopβ18Aug 25, 2025Updated last year
- Library of FPGA architecturesβ34Aug 10, 2026Updated 2 weeks ago
- Baochip 1x Siliconβ470Aug 23, 2026Updated last week
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.β61May 10, 2026Updated 3 months ago
- A novel Design-for-Test flow using LibreLaneβ46May 9, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI β’ AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β142Aug 23, 2026Updated last week
- Digital logic benchmark suiteβ84Aug 17, 2026Updated 2 weeks ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA boardβ32May 15, 2023Updated 3 years ago
- Debug waveforms with GDBβ33Nov 12, 2025Updated 9 months ago
- β136Jul 12, 2026Updated last month
- A SystemVerilog language server based on the Slang library.β309Updated this week
- Open Logic FPGA Standard Libraryβ1,007Updated this week