Open source FPGA silicon
β342May 27, 2026Updated last month
Alternatives and similar repositories for aegis
Users that are interested in aegis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular RISC-V implementation & SoCβ17Jun 7, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ279Updated this week
- A tiny FABulous FPGA for TTIHP26aβ15Apr 9, 2026Updated 3 months ago
- Fabric generator and CAD tools graphical frontendβ18Aug 5, 2025Updated 11 months ago
- Exploring gate level simulationβ58Mar 27, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ107Jul 1, 2026Updated 2 weeks ago
- β173Jan 4, 2026Updated 6 months ago
- β63Jul 11, 2025Updated last year
- RTL logic synthesisβ138Jun 19, 2026Updated last month
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tapeβ¦β39Jul 10, 2026Updated last week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)β80Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ23Nov 17, 2021Updated 4 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.β48Jul 13, 2026Updated last week
- Elements Software Development Kitβ13Jan 8, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ASIC implementation flow infrastructure, successor to OpenLaneβ480Updated this week
- Open-source PDK version managerβ56Jul 9, 2026Updated last week
- A hardware component library developed with ROHD.β115Jul 1, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β582Updated this week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlistsβ41Jun 4, 2026Updated last month
- Full Speed USB DFU interface for FPGA and ASIC designsβ21Mar 10, 2024Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β251Jun 30, 2026Updated 3 weeks ago
- C compiler in Zigβ21Jul 20, 2025Updated last year
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotbβ60Jun 7, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A minimalist HDL built entirely from logic gates for education and experimentation. Compiles circuits to C so that they can run anywhereβ48Jul 3, 2026Updated 2 weeks ago
- Tiny Tapeout project build tools + chip integration scriptsβ34Jun 15, 2026Updated last month
- HeiChips 2025 LibreLane Workshopβ16Aug 25, 2025Updated 10 months ago
- Library of FPGA architecturesβ33Jun 29, 2026Updated 3 weeks ago
- Baochip 1x Siliconβ372Jun 18, 2026Updated last month
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.β61May 10, 2026Updated 2 months ago
- [WIP] Open-source DFT flowβ40May 9, 2026Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β135Jun 15, 2026Updated last month
- Digital logic benchmark suiteβ69Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer β’ AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Like VexRiscv, but, Harder, Better, Faster, Strongerβ236Updated this week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA boardβ32May 15, 2023Updated 3 years ago
- Debug waveforms with GDBβ33Nov 12, 2025Updated 8 months ago
- β131Jul 12, 2026Updated last week
- A SystemVerilog language server based on the Slang library.β277Updated this week
- sump3 logic analyzerβ44Feb 2, 2026Updated 5 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDKβ41Jul 14, 2026Updated last week