Open source FPGA silicon
β345May 27, 2026Updated 2 months ago
Alternatives and similar repositories for aegis
Users that are interested in aegis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modular RISC-V implementation & SoCβ17Aug 3, 2026Updated last week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain ποΈβ282Updated this week
- A tiny FABulous FPGA for TTIHP26aβ15Apr 9, 2026Updated 4 months ago
- Fabric generator and CAD tools graphical frontendβ18Aug 5, 2025Updated last year
- β63Jul 11, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Exploring gate level simulationβ58Mar 27, 2026Updated 4 months ago
- Greyhound on IHP SG13G2 0.13 ΞΌm BiCMOS processβ107Jul 1, 2026Updated last month
- β173Jan 4, 2026Updated 7 months ago
- FPGA synthesis toolβ142Updated this week
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tapeβ¦β41Jul 10, 2026Updated last month
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)β82Updated this week
- Tiny Tapeout project build tools + chip integration scriptsβ35Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Boardβ24Nov 17, 2021Updated 4 years ago
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.β48Jul 13, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI β’ AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Elements Software Development Kitβ13Jan 8, 2026Updated 7 months ago
- ASIC implementation flow infrastructure, successor to OpenLaneβ505Updated this week
- Zucker SOCβ16Jun 11, 2025Updated last year
- Open-source PDK version managerβ57Jul 9, 2026Updated last month
- A hardware component library developed with ROHD.β115Jul 1, 2026Updated last month
- Netlist API (and more) for EDA flow developmentβ157Updated this week
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlistsβ42Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppoβ¦β597Jul 19, 2026Updated 3 weeks ago
- Full Speed USB DFU interface for FPGA and ASIC designsβ21Mar 10, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- C compiler in Zigβ22Jul 20, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.β264Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotbβ60Aug 3, 2026Updated last week
- A minimalist HDL built entirely from logic gates for education and experimentation. Compiles circuits to C so that they can run anywhereβ51Jul 3, 2026Updated last month
- HeiChips 2025 LibreLane Workshopβ16Aug 25, 2025Updated 11 months ago
- Library of FPGA architecturesβ34Updated this week
- Baochip 1x Siliconβ455Jun 18, 2026Updated last month
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.β61May 10, 2026Updated 3 months ago
- A novel Design-for-Test flow using LibreLaneβ45May 9, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.β138Jul 21, 2026Updated 2 weeks ago
- Digital logic benchmark suiteβ81Aug 3, 2026Updated last week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA boardβ32May 15, 2023Updated 3 years ago
- Debug waveforms with GDBβ33Nov 12, 2025Updated 8 months ago
- β135Jul 12, 2026Updated 3 weeks ago
- A SystemVerilog language server based on the Slang library.β292Updated this week
- Open Logic FPGA Standard Libraryβ997Jul 31, 2026Updated last week