Modular RISC-V implementation & SoC
☆17Jun 7, 2026Updated last month
Alternatives and similar repositories for river
Users that are interested in river are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python bindings for evaluating and round‑tripping Nix expressions, powered by [snix_eval] and [PyO3].☆12May 17, 2025Updated last year
- A Dart library to decode audio files☆12May 26, 2026Updated last month
- ☆16Feb 12, 2026Updated 5 months ago
- Open source FPGA silicon☆342May 27, 2026Updated last month
- nixos in a gameboy shell☆16Jun 22, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Use the Nix package manager as a library☆62Jul 3, 2026Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- python driver and runtime for tenstorrent blackhole cards☆16Updated this week
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆35Jun 26, 2026Updated 2 weeks ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- SoCal Linux Expo (SCaLE) on-site network, WiFi, and server configs☆63May 6, 2026Updated 2 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- ☆17Mar 21, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Milk-V Vega Official buildroot SDK☆16Apr 2, 2026Updated 3 months ago
- ☆18Jun 29, 2026Updated 2 weeks ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 5 months ago
- An open-source 32-bit RISC-V soft-core processor☆48Sep 1, 2025Updated 10 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated last month
- Tenstorrent Blackhole P100/P150 card RISC-V Linux demo 🐧☆58May 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The Rumprun unikernel and toolchain for various platforms☆11Mar 31, 2026Updated 3 months ago
- An experimental modular OS written in Rust.☆12Jul 19, 2024Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆133May 8, 2026Updated 2 months ago
- ☆35Jul 23, 2023Updated 2 years ago
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆12Jun 28, 2024Updated 2 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 2 months ago
- A simple Breakout clone for SNES V0.1☆14Jul 28, 2018Updated 7 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆22Jun 19, 2026Updated 3 weeks ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- CORE-ET Silicon Platform☆78May 7, 2026Updated 2 months ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 2 weeks ago
- An x86/x64 instruction disassembler written in C☆36Dec 2, 2025Updated 7 months ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago