Baochip 1x Silicon
☆474Sep 13, 2026Updated this week
Alternatives and similar repositories for baochip-1x
Users that are interested in baochip-1x are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dabao eval board hardware☆48Feb 27, 2026Updated 6 months ago
- The Xous microkernel☆986Updated this week
- Example C code for Anabit's PiWave DAC which features the Raspberry Pi RP2350, runs on VS Code☆17Jan 11, 2026Updated 8 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- 3-stage RV32IMACZb* processor with debug☆1,110Aug 29, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆26Jul 30, 2026Updated last month
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Updated this week
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- BenchVolt PD is an open-source, USB-C powered multi-channel lab power supply delivering up to 100 W. Features 5 outputs (0 V–22 V), STM32…☆85Jul 22, 2026Updated last month
- Universal utility for programming FPGA☆1,735Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆277Aug 30, 2026Updated 2 weeks ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 2 months ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 3 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open-source PDK version manager☆65Updated this week
- Library of FPGA architectures☆33Sep 4, 2026Updated 2 weeks ago
- ☆39Sep 10, 2026Updated last week
- Modular RISC-V implementation & SoC☆21Aug 29, 2026Updated 2 weeks ago
- Official Repository for the book "Embedded Machine Learning with Microcontrollers: Applications on STM32 Development Boards"☆47Dec 1, 2025Updated 9 months ago
- ☆40Updated this week
- Build your hardware, easily!☆4,110Updated this week
- ☆25Sep 12, 2021Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆47Dec 24, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15May 24, 2025Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Jun 18, 2026Updated 3 months ago
- cmsis-dap upper by a Qt☆41Apr 7, 2025Updated last year
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Sep 9, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆827Updated this week
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆117Updated this week
- CMSIS Software Pack repository for interface adapter mapping from CMSIS-Driver to STM32Cube HAL APIs☆32Sep 2, 2026Updated 2 weeks ago
- FRANK OS - The RP2350 Operating System☆258Jun 19, 2026Updated 2 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SERV - The SErial RISC-V CPU☆1,886Aug 25, 2026Updated 3 weeks ago
- Open source minimal stack for the ch32 and ch5xx WCH RISC-V Microcontrollers☆1,609Updated this week
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆87Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,262Sep 8, 2026Updated last week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆83Aug 10, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- RISC-V out-of-order core for education and research purposes☆99Updated this week