The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.
☆48Jul 13, 2026Updated last month
Alternatives and similar repositories for rohd-vf
Users that are interested in rohd-vf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 3 months ago
- A hardware component library developed with ROHD.☆115Jul 1, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- A Dart library to decode audio files☆12May 26, 2026Updated 3 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- 16 bit RISC-V proof of concept☆28Jan 5, 2026Updated 7 months ago
- PMOD PCB with USB-to-UART converter and IMU (MPU-6050, I2C) for FPGAs.☆15Jul 6, 2021Updated 5 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 9 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆621Jan 3, 2026Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Tool to generate documentation for Nelua source files.☆10Dec 11, 2021Updated 4 years ago
- Filelist generator☆21Aug 11, 2026Updated 2 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆31Oct 5, 2022Updated 3 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆22Jul 9, 2024Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 4 months ago
- Modular RISC-V implementation & SoC☆19Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Build an End-to-End Typesafe APIs (Experimental)☆16Sep 19, 2022Updated 3 years ago
- Linux development repository for socfpga☆16May 27, 2026Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 3 months ago
- ☆10Oct 8, 2021Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- ☆21Updated this week
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Updated this week
- A roleplayer's forum software☆14Aug 1, 2024Updated 2 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Patch Queue for Ext4☆14May 28, 2019Updated 7 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago