This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
☆28Oct 4, 2021Updated 4 years ago
Alternatives and similar repositories for HLS-Tiny-Tutorials
Users that are interested in HLS-Tiny-Tutorials are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 2 weeks ago
- ☆13Apr 15, 2025Updated last year
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A toolkit for interactive visualization of signal and image processing on Jupyter Notebooks.☆11Mar 31, 2022Updated 4 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Posit Arithmetic Cores generated with FloPoCo☆30May 8, 2026Updated last month
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- Vitis Video Analytics SDK☆48Apr 25, 2024Updated 2 years ago
- Code for the "Rendering 3D Graphics On An Oscilloscope" video☆13Mar 8, 2024Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- A Synthesizable implementation of H.264 Video Decoding☆41Mar 2, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fork of Xilinx's Linux repo that adds support for Digilent boards☆10Feb 14, 2018Updated 8 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- ☆14Updated this week
- ☆10Nov 3, 2020Updated 5 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- Virtual keyboard for Qt Quick based applications.☆12Sep 3, 2021Updated 4 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆12May 15, 2015Updated 11 years ago
- ☆12Jan 24, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- RCP over DDS C++ API☆13Jan 27, 2016Updated 10 years ago
- A single file C# file to untar file entries from a tar stream.☆18Mar 17, 2024Updated 2 years ago
- Accelerate convolution neural network for face recognition using GPU☆15Nov 24, 2020Updated 5 years ago
- Flash JetPack 6 to a Jetson Orin Developer Kit☆22Feb 19, 2025Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21May 29, 2026Updated last month
- Edge Impulse firmware for Nordic Thingy91☆13Updated this week
- Uvvy peer-to-peer communication and sharing client☆28Apr 25, 2018Updated 8 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- A port from Arjo's uSpeech library (originally intended for Arduino)☆14Jan 6, 2016Updated 10 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆42Mar 28, 2022Updated 4 years ago
- Open-channel SSD on Cosmos-plus OpenSSD☆23Sep 11, 2018Updated 7 years ago
- ☆17Feb 28, 2022Updated 4 years ago
- A simple turing machine, written in Python☆15Dec 20, 2017Updated 8 years ago
- ☆17Nov 20, 2022Updated 3 years ago