jefflieu / HLS-Tiny-Tutorials
This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
☆25Updated 3 years ago
Alternatives and similar repositories for HLS-Tiny-Tutorials:
Users that are interested in HLS-Tiny-Tutorials are comparing it to the libraries listed below
- Tutorials on HLS Design☆51Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆81Updated last year
- AMD University Program HLS tutorial☆75Updated 3 months ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆61Updated last month
- PYNQ Composabe Overlays☆70Updated 7 months ago
- ☆83Updated 7 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆65Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆71Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- Learn systemC with examples☆105Updated 2 years ago
- Vitis HLS Library for FINN☆189Updated last month
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆49Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆70Updated 2 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆43Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆88Updated last year
- ☆50Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆85Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆20Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆130Updated last month
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- Distributed Accelerator OS☆61Updated 2 years ago