jefflieu / HLS-Tiny-Tutorials
This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
☆23Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for HLS-Tiny-Tutorials
- PYNQ Composabe Overlays☆67Updated 5 months ago
- Tutorials on HLS Design☆49Updated 4 years ago
- ☆47Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆30Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆79Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- AMD University Program HLS tutorial☆63Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆59Updated this week
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- ☆83Updated 5 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆20Updated 5 years ago
- AMD Xilinx University Program Vivado tutorial☆30Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- ☆60Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆56Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆44Updated 5 months ago