jefflieu / HLS-Tiny-TutorialsLinks
This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL
☆28Updated 4 years ago
Alternatives and similar repositories for HLS-Tiny-Tutorials
Users that are interested in HLS-Tiny-Tutorials are comparing it to the libraries listed below
Sorting:
- AMD University Program HLS tutorial☆123Updated last year
- Tutorials on HLS Design☆52Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Learn systemC with examples☆130Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- BlackParrot on Zynq☆48Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆76Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- ☆104Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆123Updated last year
- AMD Xilinx University Program Vivado tutorial☆43Updated 2 years ago
- A verilog implementation for Network-on-Chip☆81Updated 8 years ago
- ☆72Updated 7 years ago
- Vitis HLS Library for FINN☆213Updated 3 weeks ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆71Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- AMD Xilinx University Program Embedded tutorial☆43Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 2 weeks ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆170Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆55Updated 8 years ago
- PYNQ Composabe Overlays☆74Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆162Updated 11 months ago