Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates
☆32Oct 22, 2025Updated 9 months ago
Alternatives and similar repositories for activecore
Users that are interested in activecore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Block diagrams in ASCII☆18Oct 17, 2025Updated 9 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated last year
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- Teaching a quadruped robot to walk using a spiking neural network based architecture☆13May 12, 2024Updated 2 years ago
- ☆19Jun 22, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A library for programming iCE40 FPGA from Lattice Semi☆13Jun 2, 2026Updated last month
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- ☆10Jun 12, 2022Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- A strange and sweet language made for gamejams☆11Feb 17, 2024Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- ☆51Feb 7, 2025Updated last year
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Nov 24, 2022Updated 3 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆27Apr 9, 2026Updated 3 months ago
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆43Jun 14, 2018Updated 8 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Analysis of Racket code base☆13Aug 27, 2020Updated 5 years ago