Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates
☆32Oct 22, 2025Updated 5 months ago
Alternatives and similar repositories for activecore
Users that are interested in activecore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Block diagrams in ASCII☆18Oct 17, 2025Updated 5 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- ☆10Feb 10, 2016Updated 10 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- A library for programming iCE40 FPGA from Lattice Semi☆13Mar 22, 2024Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- ☆19Dec 11, 2025Updated 3 months ago
- Teaching a quadruped robot to walk using a spiking neural network based architecture☆13May 12, 2024Updated last year
- ☆19Feb 12, 2026Updated last month
- Learn how to develop a plugin for PlotJuggler, by example.☆17Aug 15, 2023Updated 2 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Spiking neural networks (SNNs) for speech classification☆12Mar 14, 2022Updated 4 years ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- ☆29Nov 10, 2025Updated 4 months ago
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆16Feb 8, 2025Updated last year
- Tiny matrix multiplication ASIC with 4-bit math☆11Apr 19, 2024Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Рамки по ГОСТ Р 21.1101-2013 в векторных и растровых форматах☆22Apr 29, 2020Updated 5 years ago
- ☆16Oct 5, 2021Updated 4 years ago
- A strange and sweet language made for gamejams☆10Feb 17, 2024Updated 2 years ago
- Use multiple bibliographies in a single Typst document—Moved to https://codeberg.org/ensko/typst-alexandria☆26Dec 11, 2025Updated 3 months ago
- Проект шрифтов ГОСТ 2.304-81 (ttf, otf, ...), пакета TeX для них, msi, msm, chocolatey пакета для них☆16Aug 19, 2016Updated 9 years ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 2 weeks ago
- Analysis of Racket code base☆14Aug 27, 2020Updated 5 years ago
- ☆21Nov 24, 2022Updated 3 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago