AntonovAlexander / activecoreLinks
Hardware generation library based on "Kernel IP" (KIP) cores: programmable execution kernels inferred from microarchitectural templates
☆28Updated 5 months ago
Alternatives and similar repositories for activecore
Users that are interested in activecore are comparing it to the libraries listed below
Sorting:
- ☆97Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆112Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆143Updated this week
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- RISC-V Verification Interface☆98Updated last month
- Platform Level Interrupt Controller☆41Updated last year
- SystemVerilog synthesis tool☆202Updated 4 months ago
- ☆27Updated this week
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆87Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- RISC-V System on Chip Template☆158Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Modular Multi-ported SRAM-based Memory☆30Updated 8 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- RISC-V Nox core☆66Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆74Updated last month
- Control and status register code generator toolchain☆140Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated this week
- Generic Register Interface (contains various adapters)☆123Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 7 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆72Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Announcements related to Verilator☆39Updated 5 years ago