ZAIN-ALI-02 / SPILinks
An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.
☆13Updated last year
Alternatives and similar repositories for SPI
Users that are interested in SPI are comparing it to the libraries listed below
Sorting:
- configurable cordic core in verilog☆52Updated 11 years ago
- All digital PLL☆28Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆58Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆13Updated 9 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- SpinalHDL Hardware Math Library☆88Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- ☆36Updated 9 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- Verilog RTL Design☆43Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A 2D convolution hardware implementation written in Verilog☆47Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆37Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year
- UART -> AXI Bridge☆61Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago