ZAIN-ALI-02 / SPIView external linksLinks
An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.
☆14Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for SPI
Users that are interested in SPI are comparing it to the libraries listed below
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Vector Symbolic Architecture library☆11Mar 27, 2023Updated 2 years ago
- FreeRTOS port to ATMega328P☆13Apr 17, 2019Updated 6 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- ☆10Apr 21, 2025Updated 9 months ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆11Jul 9, 2020Updated 5 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Jan 18, 2021Updated 5 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 6 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- ☆11Apr 12, 2018Updated 7 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Jul 10, 2018Updated 7 years ago
- A simple logging framework for Matlab, built on top of SLF4J and Log4j☆11Mar 16, 2023Updated 2 years ago
- Scalable Nearest Neighbor Algorithms for High Dimensional Data☆10May 10, 2019Updated 6 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- Domain-Agnostic Supervised Learning with Hyperdimensional Computing☆13Jun 14, 2024Updated last year
- ☆10Oct 20, 2023Updated 2 years ago
- ☆12Jul 24, 2018Updated 7 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago