An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.
☆16Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for SPI
Users that are interested in SPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆80Dec 7, 2020Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆26May 31, 2021Updated 5 years ago
- 毛泽东选集☆22Apr 20, 2020Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 3 months ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 2 months ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆23Mar 7, 2026Updated 3 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 10 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 6 years ago
- Infrared Small Target Detection using TopHat Transformation.☆20Nov 14, 2018Updated 7 years ago
- configurable cordic core in verilog☆54Jul 17, 2014Updated 11 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆13Aug 28, 2025Updated 9 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- A matlab R2018b realisation on 'Infrared Moving Small-Target Detection Using Spatial-Temporal Local Difference Measure' by Du P, Hamdulla…☆15Sep 11, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- fpga跑sobel识别算法☆48Mar 15, 2021Updated 5 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 9 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆21Feb 16, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- ☆11Apr 21, 2025Updated last year
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 2 years ago
- Scalable Nearest Neighbor Algorithms for High Dimensional Data☆10May 10, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- ☆14Apr 30, 2022Updated 4 years ago
- ☆16Jan 18, 2025Updated last year