An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.
☆16Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for SPI
Users that are interested in SPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆81Dec 7, 2020Updated 5 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- ☆26May 31, 2021Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- RISC-V assembler/simulator with GUI☆13Jul 31, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 4 months ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- pMath is a programming language similar in spirit to Mathematica (symbolic manipulation & pattern matching) which wants to be a full Comp…☆10Updated this week
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 7 years ago
- Vector Symbolic Architecture library☆11Apr 26, 2026Updated 3 months ago
- configurable cordic core in verilog☆54Jul 17, 2014Updated 12 years ago
- Infrared Small Target Detection using TopHat Transformation.☆20Nov 14, 2018Updated 7 years ago
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 2 years ago
- A matlab R2018b realisation on 'Infrared Moving Small-Target Detection Using Spatial-Temporal Local Difference Measure' by Du P, Hamdulla…☆15Sep 11, 2020Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 11 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆24Mar 7, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 9 years ago
- CNN implementation based FPGA☆16Apr 8, 2019Updated 7 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- ☆11Apr 21, 2025Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Scalable Nearest Neighbor Algorithms for High Dimensional Data☆10May 10, 2019Updated 7 years ago
- ☆14Apr 30, 2022Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast inference of Boosted Decision Trees in FPGAs☆61Jul 6, 2026Updated 3 weeks ago
- Tensor Processing Unit implementation in Verilog☆15Mar 18, 2025Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- ☆18Oct 3, 2024Updated last year
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Graphing Calculator Project as a Replacement for The Ti-84☆13Nov 25, 2020Updated 5 years ago