An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.
☆16Dec 26, 2023Updated 2 years ago
Alternatives and similar repositories for SPI
Users that are interested in SPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆78Dec 7, 2020Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated last month
- FreeRTOS port to ATMega328P☆13Apr 17, 2019Updated 7 years ago
- ☆10Oct 20, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- ☆26May 31, 2021Updated 4 years ago
- BIOS replacement for PC/XT clone☆23Mar 23, 2026Updated 2 months ago
- Controllable SVG elements in Node-RED Dashboard via UI Template node.☆17Mar 15, 2024Updated 2 years ago
- 毛泽东选集☆22Apr 20, 2020Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 2 months ago
- A collections of small nifty demos/sample code that may help better layout data or structure project☆10Nov 25, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 2 months ago
- learn socket api☆15Jun 14, 2024Updated last year
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆22Mar 7, 2026Updated 2 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Personal fork of the BindPad WoW Addon☆14Jul 22, 2025Updated 10 months ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- UNIX-like microkernel operating system for Atmel AVR CPUs, entirely from scratch☆14Feb 23, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Conway's Game Of Life application for the gnome desktop☆16Nov 18, 2025Updated 6 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 10 months ago
- Infrared Small Target Detection using TopHat Transformation.☆20Nov 14, 2018Updated 7 years ago
- configurable cordic core in verilog☆54Jul 17, 2014Updated 11 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 9 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- A matlab R2018b realisation on 'Infrared Moving Small-Target Detection Using Spatial-Temporal Local Difference Measure' by Du P, Hamdulla…☆15Sep 11, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- fpga跑sobel识别算法☆48Mar 15, 2021Updated 5 years ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 2 years ago
- Convert WIDER Face Dataset to Tensorflow's TFRecord format.☆28Jun 18, 2018Updated 7 years ago
- Scalable Nearest Neighbor Algorithms for High Dimensional Data☆10May 10, 2019Updated 7 years ago