sukrutrao / SAT-Solver-CDCLLinks
A simple SAT solver based on the CDCL algorithm
☆19Updated 5 years ago
Alternatives and similar repositories for SAT-Solver-CDCL
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
Sorting:
- AIGER And-Inverter-Graph Library☆79Updated 3 weeks ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- Reads a state transition system and performs property checking☆83Updated 4 months ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆45Updated 5 years ago
- Recent papers related to hardware formal verification.☆70Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- RISC-V Formal in Chisel☆11Updated last year
- Pono: A flexible and extensible SMT-based model checker☆103Updated last week
- Hardware Formal Verification Tool☆56Updated this week
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆18Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆12Updated 2 years ago
- An advanced circuit-based sat solver☆24Updated 4 months ago
- ☆15Updated 2 years ago
- A Simple CDCL Solver☆29Updated 2 years ago
- ☆13Updated 7 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆118Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Cube-and-Conquer SAT solver☆35Updated 2 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆45Updated 6 months ago
- A framework to ease parallelization of sequential SAT solvers☆19Updated last month
- A Formal Verification Framework for Chisel☆18Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated last year
- A toolbox for knowledge compilation☆23Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ☆16Updated 4 years ago