sukrutrao / SAT-Solver-CDCL
A simple SAT solver based on the CDCL algorithm
☆18Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for SAT-Solver-CDCL
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆86Updated 2 months ago
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆18Updated last week
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆20Updated last year
- Reads a state transition system and performs property checking☆76Updated 2 weeks ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated 2 years ago
- A Simple CDCL Solver☆26Updated last year
- ☆33Updated 4 months ago
- A C++ Toolkit for Encoding Pseudo-Boolean Constraints into CNF☆17Updated 4 months ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- ☆14Updated 4 months ago
- Cube-and-Conquer SAT solver☆31Updated last year
- AIGER And-Inverter-Graph Library☆61Updated 5 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆55Updated 9 years ago
- The glucose SAT solver☆83Updated 2 weeks ago
- ☆14Updated 3 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆41Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆25Updated 4 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- ☆14Updated 2 years ago
- The Standard Interface for Incremental Satisfiability Solving☆48Updated 2 years ago
- A toolbox for knowledge compilation☆21Updated 2 weeks ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆16Updated last year
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆117Updated last year
- BTOR2 MLIR project☆16Updated 10 months ago
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 4 months ago
- Lingeling SAT Solver☆99Updated 8 months ago