sukrutrao / SAT-Solver-CDCLLinks
A simple SAT solver based on the CDCL algorithm
☆19Updated 6 years ago
Alternatives and similar repositories for SAT-Solver-CDCL
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
Sorting:
- CUDD Decision Diagram Package☆143Updated this week
- A generic parser and tool package for the BTOR2 format.☆43Updated 3 weeks ago
- Recent papers related to hardware formal verification.☆73Updated 2 years ago
- Reads a state transition system and performs property checking☆87Updated last month
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆129Updated 2 weeks ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- Pono: A flexible and extensible SMT-based model checker☆110Updated last week
- ☆35Updated 2 months ago
- An advanced circuit-based sat solver☆29Updated 7 months ago
- A Simple CDCL Solver☆31Updated 2 years ago
- Cube-and-Conquer SAT solver☆37Updated 2 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆60Updated 10 years ago
- RISC-V Formal in Chisel☆11Updated last year
- Hardware Formal Verification Tool☆67Updated last month
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆45Updated 6 years ago
- Lingeling SAT Solver☆105Updated last year
- ☆14Updated 7 years ago
- A minimalistic and high-performance SAT solver☆25Updated last year
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆88Updated this week
- ☆19Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 6 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- A framework to ease parallelization of sequential SAT solvers☆23Updated 5 months ago