sukrutrao / SAT-Solver-CDCL
A simple SAT solver based on the CDCL algorithm
☆19Updated 5 years ago
Alternatives and similar repositories for SAT-Solver-CDCL:
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
- A generic parser and tool package for the BTOR2 format.☆41Updated 4 months ago
- AIGER And-Inverter-Graph Library☆74Updated 3 weeks ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆101Updated this week
- Reads a state transition system and performs property checking☆79Updated 2 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆57Updated 9 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆106Updated last week
- A Simple CDCL Solver☆29Updated 2 years ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆45Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆13Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- An advanced circuit-based sat solver☆21Updated 2 months ago
- ☆12Updated 7 years ago
- Hardware Formal Verification Tool☆48Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆29Updated 9 months ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated last year
- ☆34Updated 9 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 10 months ago
- Simple SAT solver with CDCL implemented in Python☆16Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- Recent papers related to hardware formal verification.☆70Updated last year
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- ☆10Updated 5 years ago
- ☆16Updated 4 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆43Updated 4 months ago
- A framework to ease parallelization of sequential SAT solvers☆18Updated last month
- The Standard Interface for Incremental Satisfiability Solving☆49Updated 2 years ago
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆127Updated last year
- A toolbox for knowledge compilation☆21Updated 3 weeks ago