Alternatives and similar repositories for SAT-Solver-CDCL

Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below

• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆29Updated 2 years ago
• shaowei-cai-group / ParKissat-RS
  Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)
  ☆24Updated 2 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆22Updated 3 months ago
• shaowei-cai-group / z3pp
  ☆48Updated last year
• sukrutrao / SAT-Solver-DPLL
  A simple SAT solver that implements the DPLL algorithm with unit resolution
  ☆45Updated 5 years ago
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆11Updated 2 years ago
• z11i / pysat
  Simple SAT solver with CDCL implemented in Python
  ☆16Updated 2 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆78Updated this week
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆103Updated this week
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆70Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆32Updated 10 months ago
• lip6 / painless
  A framework to ease parallelization of sequential SAT solvers
  ☆18Updated last month
• mgudemann / iimc
  ☆12Updated 7 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆72Updated this week
• amahzoon / genmul
  ☆16Updated 4 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆43Updated this week
• yaohuicai / smoothe-artifact
  ☆12Updated 7 months ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆82Updated 3 months ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆112Updated last month
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated 8 months ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• arminbiere / gimsatul
  ☆34Updated 10 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆52Updated this week
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆26Updated 5 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago