sukrutrao / SAT-Solver-CDCLLinks
A simple SAT solver based on the CDCL algorithm
☆19Updated 6 years ago
Alternatives and similar repositories for SAT-Solver-CDCL
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
Sorting:
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- CUDD Decision Diagram Package☆145Updated 3 weeks ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆133Updated last week
- Reads a state transition system and performs property checking☆88Updated last month
- A Simple CDCL Solver☆34Updated 2 years ago
- An advanced circuit-based sat solver☆35Updated 8 months ago
- Recent papers related to hardware formal verification.☆73Updated 2 years ago
- AIGER And-Inverter-Graph Library☆89Updated 3 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- A framework to ease parallelization of sequential SAT solvers☆26Updated 5 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆112Updated 2 weeks ago
- RISC-V Formal in Chisel☆12Updated last year
- Simple SAT solver with CDCL implemented in Python☆18Updated 2 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆61Updated 10 years ago
- A minimalistic and high-performance SAT solver☆26Updated last year
- Hardware Formal Verification Tool☆71Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 6 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- ☆35Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- C++ logic network library☆258Updated last month
- ☆18Updated 4 years ago
- ☆19Updated last year
- A Formal Verification Framework for Chisel☆18Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 4 months ago
- Lingeling SAT Solver☆105Updated last year