sukrutrao / SAT-Solver-CDCL
A simple SAT solver based on the CDCL algorithm
☆19Updated 5 years ago
Alternatives and similar repositories for SAT-Solver-CDCL:
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆23Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- AIGER And-Inverter-Graph Library☆69Updated 3 weeks ago
- Hardware Model Checker☆40Updated this week
- An advanced circuit-based sat solver☆17Updated last month
- Recent papers related to hardware formal verification.☆69Updated last year
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆97Updated last week
- A Simple CDCL Solver☆28Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- Simple SAT solver with CDCL implemented in Python☆16Updated 2 years ago
- Reads a state transition system and performs property checking☆77Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- ☆17Updated 8 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 6 months ago
- ☆16Updated 4 years ago
- RISC-V Formal in Chisel☆11Updated 11 months ago
- Pono: A flexible and extensible SMT-based model checker☆95Updated last week
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 5 months ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆18Updated 2 years ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆45Updated 5 years ago
- ☆14Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆13Updated 3 weeks ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 9 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆14Updated 6 years ago
- A framework to ease parallelization of sequential SAT solvers☆16Updated 2 weeks ago
- ☆34Updated 8 months ago
- Random Generator of Btor2 Files☆10Updated last year
- A Formal Verification Framework for Chisel☆18Updated 11 months ago