sukrutrao / SAT-Solver-CDCLLinks
A simple SAT solver based on the CDCL algorithm
☆19Updated 6 years ago
Alternatives and similar repositories for SAT-Solver-CDCL
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
Sorting:
- Recent papers related to hardware formal verification.☆75Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 3 months ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 3 years ago
- Reads a state transition system and performs property checking☆89Updated 3 months ago
- A Simple CDCL Solver☆36Updated 2 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆138Updated 3 weeks ago
- A framework to ease parallelization of sequential SAT solvers☆27Updated 7 months ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- RISC-V Formal in Chisel☆12Updated last year
- CUDD Decision Diagram Package☆147Updated 2 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆100Updated this week
- An advanced circuit-based sat solver☆36Updated 10 months ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated 3 weeks ago
- Hardware Formal Verification Tool☆76Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63Updated 10 years ago
- Lingeling SAT Solver☆105Updated last year
- ☆18Updated 5 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- ☆14Updated 7 years ago
- C++ logic network library☆272Updated 2 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆35Updated 5 months ago
- Distributed and ressource elastic cube-and-conquer SAT & QBF solver☆20Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆46Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 7 years ago