sukrutrao / SAT-Solver-CDCLLinks
A simple SAT solver based on the CDCL algorithm
☆19Updated 5 years ago
Alternatives and similar repositories for SAT-Solver-CDCL
Users that are interested in SAT-Solver-CDCL are comparing it to the libraries listed below
Sorting:
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆123Updated last month
- AIGER And-Inverter-Graph Library☆86Updated last week
- Reads a state transition system and performs property checking☆84Updated 5 months ago
- An advanced circuit-based sat solver☆29Updated 5 months ago
- CUDD Decision Diagram Package☆140Updated last week
- Recent papers related to hardware formal verification.☆72Updated last year
- RISC-V Formal in Chisel☆11Updated last year
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- ☆14Updated 7 years ago
- Pono: A flexible and extensible SMT-based model checker☆106Updated last week
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆45Updated 5 years ago
- A Simple CDCL Solver☆28Updated 2 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- ☆17Updated 4 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- Research paper based on or related to ABC.☆50Updated last month
- A Formal Verification Framework for Chisel☆18Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆81Updated this week
- C++ logic network library☆243Updated this week
- A circuit toolkit☆103Updated 5 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆47Updated 7 months ago
- Hardware Formal Verification Tool☆62Updated last month
- Lingeling SAT Solver☆103Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆15Updated 6 years ago