ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机
☆13Jul 27, 2018Updated 8 years ago
Alternatives and similar repositories for 8_bit_cpu
Users that are interested in 8_bit_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Apr 26, 2023Updated 3 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Neural sentiment classification of text using the Stanford Sentiment Treebank (SST-2) movie reviews dataset, logistic regression, naive b…☆15Oct 7, 2018Updated 8 years ago
- ChatGPT learns automatically.☆25May 5, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a unix like OS from scratch☆27Oct 6, 2022Updated 4 years ago
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆16Feb 11, 2019Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- ☆12Sep 19, 2026Updated last month
- ☆13Updated this week
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- ☆12Oct 23, 2026Updated last week
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- PyDota2 Framework Integrated with DotaService☆27Jan 17, 2019Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A tool for detecting and analyzing runtime phases☆12Dec 30, 2015Updated 10 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- ☆13Aug 17, 2026Updated 2 months ago
- A tool for cross-checking Verilog compilers