Alternatives and similar repositories for 8_bit_cpu:

Users that are interested in 8_bit_cpu are comparing it to the libraries listed below

• whoisnian / AnalogCPU
  8位模型机（数字电子课程设计）
  ☆13Updated 6 years ago
• HellooYing / Compiler-NEU-2018
  东北大学编译原理课设实验
  ☆25Updated 6 years ago
• xz-liu / neucs-courseworks
  东北大学计算机/物联网课设/大作业汇总
  ☆56Updated 2 years ago
• qiziqiang / CminiCompiler
  A compiler that translates C language into 8086 assembly language based on Qt
  ☆8Updated 3 months ago
• hustrlee / HUST-Verilog-Course
  华中科技大学计算机学院 Verilog 语言课程
  ☆47Updated 3 years ago
• Triple-Z / COExperiment_Repo
  支持 45 条 MIPS 指令的单周期处理器 -- 计算机组成原理实验 NUAA Spring 2017
  ☆25Updated 7 years ago
• i-Pear / COP3000
  A virtual machine implementation of "伟福" COP2000 development board (microinstruction level)
  ☆16Updated 2 years ago
• JairZhu / Operating-System
  操作系统实验
  ☆9Updated 6 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆137Updated 3 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆48Updated 3 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆77Updated 6 years ago
• FztTony / ucore2021
  清华大学2021操作系统实验代码
  ☆16Updated 3 years ago
• yuejiangw / neu-os-lab
  东北大学(China)操作系统四次实验的代码
  ☆21Updated 3 months ago
• HuiLanAi / Compiler41
  东北大学（中国）计算机系编译原理课程设计
  ☆11Updated 7 years ago
• hitwh-nscscc / simple-5stage-pipeline-MIPS-imple
  和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS
  ☆83Updated 4 years ago
• xiez22 / SJTU-OJ
  本人编写的上海交通大学OJ系统部分题目的C++版本代码。
  ☆29Updated 3 years ago
• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆110Updated 4 years ago
• tzaiyang / NEUBachelorThesis
  东北大学本科生毕业论文LaTeX模板
  ☆75Updated 6 years ago
• budguy1 / badguy
  江南大学-选课老师黑名单
  ☆9Updated 5 months ago
• bit-mips / cpu
  MIPS CPU
  ☆14Updated 4 years ago
• zxc479773533 / HUST-CS-Report-Template
  华中科技大学计算机科学(shiyan)与技术(baogao)学院通用高分模板
  ☆114Updated 5 years ago
• jiangyy / njuthesis
  南京大学山寨毕业论文模版
  ☆121Updated 6 years ago
• gitccl / NJU-ICS2019-PA
  仓库已清空。南京大学ICS2019 PA实验, 实验手册https://nju-projectn.github.io/ics-pa-gitbook/ics2019/
  ☆34Updated 3 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆45Updated last year
• podiumdesu / Network_100
  Study notes of "Computer Networking A Top-Down Approach" in Chinese. 计算机网络自顶向下 前五章复习整理
  ☆27Updated 5 years ago
• Liam0205 / mcmthesis
  LaTeX2e Template designed for MCM/ICM
  ☆186Updated 5 years ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆117Updated 4 years ago
• synxlin / mips-cpu
  The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)
  ☆19Updated 6 months ago
• zxc479773533 / HUST-Verilog-Labs
  HUST Verilog Labs 2018 and Digital logic labs 2018
  ☆17Updated 6 years ago