ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机
☆13Jul 27, 2018Updated 8 years ago
Alternatives and similar repositories for 8_bit_cpu
Users that are interested in 8_bit_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- ☆21Mar 13, 2017Updated 9 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Oct 1, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 11 months ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 6 months ago
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- A Formal Method playground for limboole, Z3, nuXmv, Alloy, Spectra, Dafny, and more...☆19Updated this week
- Semantic Type Soundness in Lean 4☆19Sep 28, 2026Updated last week
- ☆17Aug 26, 2025Updated last year
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆17Feb 1, 2025Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Machine Learning-Enabled Compact Photonic Tensor Core based on Programmable Multi-Operand Multimode Interference☆14Sep 23, 2024Updated 2 years ago
- ☆15Sep 30, 2026Updated last week
- ASON is a data serialization format that evolved from JSON, featuring strong numeric typing and native support for enumeration types.☆29Apr 17, 2026Updated 5 months ago
- Qemu tracing plugin using SimPoints☆18Sep 12, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆22Apr 28, 2026Updated 5 months ago
- ☆20Oct 2, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- A set of tools that automate the execution of scarab simulations☆19Oct 2, 2026Updated last week
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆25Jul 4, 2024Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Apr 14, 2026Updated 5 months ago
- a Python framework for managing embedded HW/SW projects☆24Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Scripts for Digital Design flow control.☆18Oct 30, 2025Updated 11 months ago
- 🔭 interactively explore `onnx` networks in your CLI.☆27Jun 7, 2024Updated 2 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 7 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated last year
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year