ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机
☆13Jul 27, 2018Updated 7 years ago
Alternatives and similar repositories for 8_bit_cpu
Users that are interested in 8_bit_cpu are comparing it to the libraries listed below
Sorting:
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Verified Intermediate Representation☆28Updated this week
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 4 months ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- Machine Learning-Enabled Compact Photonic Tensor Core based on Programmable Multi-Operand Multimode Interference☆13Sep 23, 2024Updated last year
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- ☆27Mar 31, 2025Updated 11 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Updated this week
- Chrome extension to download arXiv PDFs using the paper title as the filename.☆29Feb 3, 2026Updated 3 weeks ago
- ☆19Jan 2, 2026Updated last month
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Dec 5, 2024Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Jul 4, 2024Updated last year
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- ☆21Jun 23, 2024Updated last year
- ASON is a data format that evolved from JSON, introducing strong data typing and support for variant types.☆28Feb 16, 2026Updated last week
- A simple and readable neural machine translation system☆24Mar 6, 2022Updated 3 years ago
- ☆83Mar 24, 2023Updated 2 years ago
- Detectron for image/video region feature extraction, inspired by Xinlei's repo☆22Nov 21, 2020Updated 5 years ago
- ☆21Mar 13, 2017Updated 8 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆28Apr 3, 2025Updated 10 months ago
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- CMake based hardware build system☆35Feb 16, 2026Updated last week
- 🔭 interactively explore `onnx` networks in your CLI.☆26Jun 7, 2024Updated last year
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆33Jan 3, 2026Updated last month
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Oct 20, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- design and verification of asynchronous circuits☆43Jan 18, 2026Updated last month
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year