ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机
☆13Jul 27, 2018Updated 7 years ago
Alternatives and similar repositories for 8_bit_cpu
Users that are interested in 8_bit_cpu are comparing it to the libraries listed below
Sorting:
- 东北大学操作系统课设 文件管理系统☆21Jun 17, 2022Updated 3 years ago
- WeChat applet back end section☆29Mar 15, 2018Updated 8 years ago
- 东北大学(China)操作系统四次实验的代码☆29Oct 13, 2024Updated last year
- ☆12Apr 26, 2023Updated 2 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Neural sentiment classification of text using the Stanford Sentiment Treebank (SST-2) movie reviews dataset, logistic regression, naive b…☆15Oct 7, 2018Updated 7 years ago
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆16Feb 11, 2019Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 6 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- A RISC-V virtual processor, written in Rust.☆19Apr 3, 2024Updated last year
- ☆22Aug 21, 2025Updated 6 months ago
- 乐优商城项目源码☆21Jul 11, 2018Updated 7 years ago
- Source code for Lotus: Scalable Multi-Partition Transactions on Single-Threaded Partitioned Databases☆46Jul 31, 2022Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- A numpy like array programming language optimized with BuildIt☆14Oct 17, 2025Updated 5 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- Detectron for image/video region feature extraction, inspired by Xinlei's repo☆22Nov 21, 2020Updated 5 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- ASON is a data serialization format that evolved from JSON, featuring strong numeric typing and native support for enumeration types.☆29Mar 2, 2026Updated 2 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- Machine Learning-Enabled Compact Photonic Tensor Core based on Programmable Multi-Operand Multimode Interference☆13Sep 23, 2024Updated last year
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆21Jul 4, 2024Updated last year
- Concurrency Control Benchmark☆49Sep 3, 2023Updated 2 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- Verified Intermediate Representation☆36Updated this week
- 🔭 interactively explore `onnx` networks in your CLI.☆26Jun 7, 2024Updated last year
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 weeks ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆29Sep 3, 2024Updated last year
- Chrome extension to download arXiv PDFs using the paper title as the filename.☆30Feb 3, 2026Updated last month
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆28Apr 3, 2025Updated 11 months ago
- Another Quarto reveal.js template extension inspired by Beamer Metropolis theme☆30May 10, 2024Updated last year
- 编译原理作业 包括 词法分析、语法分析、 LL1分析器☆40Jul 9, 2024Updated last year
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago