darshangm92 / Implementation-of-OFDM-Transmitter-using-Intel-DE2i--150-FPGA-board
Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing V…
☆13Updated 8 years ago
Alternatives and similar repositories for Implementation-of-OFDM-Transmitter-using-Intel-DE2i--150-FPGA-board:
Users that are interested in Implementation-of-OFDM-Transmitter-using-Intel-DE2i--150-FPGA-board are comparing it to the libraries listed below
- IEEE 802.11 OFDM-based transceiver system☆32Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- NMS_decode☆11Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆98Updated last year
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆95Updated 9 months ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago
- MATLAB-based FIR filter design☆53Updated 6 months ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- 最小和算法实现☆11Updated 4 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆14Updated 6 years ago
- ☆13Updated 2 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆124Updated last year
- Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz☆94Updated 6 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- matlab☆13Updated 6 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆17Updated 8 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆170Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆109Updated last week
- ☆12Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year