casper-astro / casperfpgaLinks
Software control for CASPER FPGAs
☆18Updated last year
Alternatives and similar repositories for casperfpga
Users that are interested in casperfpga are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Tutorials available here:☆37Updated 2 months ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- Python productivity for RFSoC platforms☆78Updated 3 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆25Updated 2 years ago
- ☆19Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆82Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 10 months ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 3 weeks ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆22Updated 7 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- ☆38Updated last week
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- ☆60Updated this week
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆208Updated 2 years ago
- A repository of information and source files for toolflow-supported hardware☆31Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated last week
- A basic Soft(Gate)ware Defined Radio architecture☆88Updated last year
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- IPbus Builder Tool☆14Updated 3 weeks ago
- Serial communication link bit error rate tester simulator, written in Python.☆110Updated this week
- Networking Overlay on PYNQ☆49Updated 6 years ago