casper-astro / casperfpgaLinks
Software control for CASPER FPGAs
☆21Updated last month
Alternatives and similar repositories for casperfpga
Users that are interested in casperfpga are comparing it to the libraries listed below
Sorting:
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Python productivity for RFSoC platforms☆83Updated last month
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Tutorials available here:☆37Updated last month
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆29Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated last month
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 11 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- ☆19Updated 4 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆38Updated 2 years ago
- ☆42Updated last week
- ☆64Updated last month
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- ☆30Updated 4 years ago
- A repository of information and source files for toolflow-supported hardware☆31Updated 3 years ago
- ☆10Updated this week
- AXI Stream UART (verilog)☆11Updated 6 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- Small footprint and configurable JESD204B core☆49Updated 2 weeks ago