casper-astro / casperfpgaLinks
Software control for CASPER FPGAs
☆19Updated last year
Alternatives and similar repositories for casperfpga
Users that are interested in casperfpga are comparing it to the libraries listed below
Sorting:
- Python productivity for RFSoC platforms☆79Updated 2 months ago
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆26Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 months ago
- Tutorials available here:☆37Updated 3 months ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- ☆38Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- ☆19Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated 2 weeks ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆84Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆24Updated 2 weeks ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 3 years ago
- ☆29Updated 4 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆27Updated 5 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 5 years ago
- ☆61Updated last month
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated last week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆66Updated 3 years ago