Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
☆31Dec 10, 2021Updated 4 years ago
Alternatives and similar repositories for DRFM
Users that are interested in DRFM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- Direction Finding in Airborne Electronic Warfare Systems☆13Apr 18, 2022Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆62Jul 16, 2026Updated 3 weeks ago
- VHDL PCIe Transceiver☆34Jul 2, 2020Updated 6 years ago
- Human activity classification using simulated micro-Dopplers and time-frequency analysis in conjunction with machine learning algorithms:…☆19Oct 12, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Final Year thesis project 2014. Investigating Passive Radar detection methods and implementing a new algorithm, Range-Doppler transformat…☆35Nov 9, 2014Updated 11 years ago
- Hardware monorepo avionics PCB☆14Aug 3, 2026Updated last week
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆39Jan 2, 2024Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Documents and software for the polyphase filter bank that receives Phase 4 Ground uplink signals.☆20Jun 6, 2019Updated 7 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆21Dec 9, 2018Updated 7 years ago
- ☆24Aug 26, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- MIL-STD-1553 <-> SPI bridge☆31Sep 4, 2018Updated 7 years ago
- Projects for building MIL-STD-1553 communications devices☆34Aug 7, 2024Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.☆15Nov 22, 2015Updated 10 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- A curated list of FMCW-LiDAR papers and resources.☆39May 19, 2026Updated 2 months ago
- ☆21Jul 28, 2021Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- Signal Process&&Communicate System☆47Jan 3, 2022Updated 4 years ago
- Advanced systems have been developed to enable accurate room-scale 3D tracking for virtual reality applications. Steam has recently made …☆13May 4, 2018Updated 8 years ago
- Robust CFAR detector based on censored harmonic averaging☆11Sep 1, 2023Updated 2 years ago
- Benchmarking GNSS system at the Xilinx PYNQ FPGA based platform☆15Apr 26, 2024Updated 2 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 11 months ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago