Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
☆32Dec 10, 2021Updated 4 years ago
Alternatives and similar repositories for DRFM
Users that are interested in DRFM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Xilinx FFT IP using a UART packetised data stream☆13Jul 24, 2022Updated 4 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆14Apr 12, 2023Updated 3 years ago
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 7 years ago
- ☆14Dec 6, 2022Updated 3 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉 冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 3 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆87Jul 26, 2023Updated 3 years ago
- FPGA BASED RADAR ACQUISITION AND PREPROCESSING UNIT☆10Jul 3, 2020Updated 6 years ago
- GateMate's PHY Interface for PCI Express (PIPE)☆15Oct 21, 2026Updated last week
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Sep 15, 2021Updated 5 years ago
- Open-source radar simulation for education and research. Features radar equation, clutter models, ECM/ECCM, and ML classification.☆28Oct 13, 2026Updated 2 weeks ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Human activity classification using simulated micro-Dopplers and time-frequency analysis in conjunction with machine learning algorithms:…☆19Oct 12, 2017Updated 9 years ago
- VHDL PCIe Transceiver☆36Jul 2, 2020Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆66Oct 16, 2026Updated 2 weeks ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- Direction Finding in Airborne Electronic Warfare Systems☆13Apr 18, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- Hardware monorepo avionics PCB☆15Oct 24, 2026Updated last week
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- CNC machine control modules with Toslink optical cables☆29Apr 11, 2017Updated 9 years ago
- ☆24Aug 26, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- Velocity Measurement by Doppler Radar implemented on Matlab☆12Nov 24, 2017Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- MIL-STD-1553 <-> SPI bridge☆31Sep 4, 2018Updated 8 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆42Jan 2, 2024Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago