mesarcik / DRFMLinks
Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
☆27Updated 3 years ago
Alternatives and similar repositories for DRFM
Users that are interested in DRFM are comparing it to the libraries listed below
Sorting:
- IEEE 802.16 OFDM-based transceiver system☆24Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- ☆14Updated 7 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 months ago
- ☆15Updated 2 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- This repository includes the source codes for the mmWave SDR developed at the University of South Carolina for the AERPAW at NCSU for wir…☆47Updated 8 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- Verilog实现OFDM基带☆43Updated 9 years ago
- FIR implemention with Verilog☆48Updated 6 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆36Updated 8 months ago
- UESTC-雷达信号产生与处理的设计与验证☆20Updated 6 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆44Updated 5 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- FMCW Radar verilog project☆32Updated 4 years ago