Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
☆30Dec 10, 2021Updated 4 years ago
Alternatives and similar repositories for DRFM
Users that are interested in DRFM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 6 years ago
- Design, fabrication, and assembly files for CMOS imaging sensor PCB☆15Mar 16, 2017Updated 9 years ago
- development interface mil-std-1553b for system on chip☆25Feb 2, 2018Updated 8 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 雷达信号分选任务是对雷达脉冲序列进行K-means聚类，以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波，以确定信号的中心频带 2、构建分选数据集，对场景中雷达脉冲序列信号进行仿真，并通过UDP传至开发处理 3、基于C++实现K-means算法并部署…☆21Aug 17, 2023Updated 2 years ago
- This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are pro…☆80Jul 26, 2023Updated 2 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆13Apr 12, 2023Updated 3 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Verilog implementation of a ultrasonic radar☆19Jan 7, 2018Updated 8 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆60Jan 28, 2026Updated 3 months ago
- VHDL PCIe Transceiver☆33Jul 2, 2020Updated 5 years ago
- Human activity classification using simulated micro-Dopplers and time-frequency analysis in conjunction with machine learning algorithms:…☆20Oct 12, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Benchmark dataset for maritime multi-sensor, multi-target tracking☆17Apr 19, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Simple KMDF example driver, used as a case study in our WDF seminar.☆11Jun 16, 2021Updated 4 years ago
- 100G Udp Link For axi Stream☆16Jun 27, 2023Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- Documents and software for the polyphase filter bank that receives Phase 4 Ground uplink signals.☆20Jun 6, 2019Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- Final Year thesis project 2014. Investigating Passive Radar detection methods and implementing a new algorithm, Range-Doppler transformat…☆35Nov 9, 2014Updated 11 years ago
- Direction Finding in Airborne Electronic Warfare Systems☆13Apr 18, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆21Dec 9, 2018Updated 7 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆24Aug 26, 2017Updated 8 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- ☆19Sep 15, 2021Updated 4 years ago
- Projects for building MIL-STD-1553 communications devices☆31Aug 7, 2024Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆76May 18, 2026Updated last week
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- A curated list of FMCW-LiDAR papers and resources.☆38Mar 12, 2026Updated 2 months ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- Hardware monorepo avionics PCB☆13Updated this week
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year