☆19Oct 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for softex
Users that are interested in softex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The official implementation of the DAC 2024 paper GQA-LUT☆26Dec 20, 2024Updated last year
- ☆10Feb 26, 2026Updated 8 months ago
- ☆15Jun 10, 2026Updated 4 months ago
- ☆16Jul 4, 2026Updated 4 months ago
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Feb 27, 2025Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated last month
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- ☆13Mar 10, 2023Updated 3 years ago
- Unified RISC-V Access Platform (UAP) project repository☆30Updated this week
- Graph your gate-level verilog code as a directed graph!☆17Nov 3, 2020Updated 6 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Updated this week
- N.E.O.N. Architecture — Open source GPU RTL in Verilog. Token dataflow, hardware ray tracing, frame generation. First silicon target: 28n…☆23Jun 14, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆22Aug 4, 2022Updated 4 years ago
- ☆50Apr 8, 2023Updated 3 years ago
- ☆22Oct 12, 2026Updated 3 weeks ago
- ☆10Sep 19, 2019Updated 7 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆25May 30, 2016Updated 10 years ago
- Code for ACL 2023 Oral Paper: ManagerTower: Aggregating the Insights of Uni-Modal Experts for Vision-Language Representation Learning☆12Aug 23, 2025Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆275Mar 24, 2024Updated 2 years ago
- The OpenCpuX API☆10Jun 26, 2026Updated 4 months ago
- FICS服务器集群使用指南☆15Oct 9, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆15Nov 19, 2023Updated 2 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- [HPCA 2026 Best Paper Candidate] Official implementation of "Focus: A Streaming Concentration Architecture for Efficient Vision-Language …☆68Feb 8, 2026Updated 8 months ago
- ☆11Jan 25, 2023Updated 3 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆34May 26, 2024Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆34Mar 7, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆163Oct 29, 2025Updated last year
- ☆14Jun 18, 2025Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- ☆23Sep 18, 2026Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆118Apr 28, 2025Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago