System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.
☆29Mar 30, 2020Updated 5 years ago
Alternatives and similar repositories for DMA8237A
Users that are interested in DMA8237A are comparing it to the libraries listed below
Sorting:
- ☆11Mar 10, 2023Updated 2 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 4 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Amiga DSP3210 drivers & documentation☆11May 5, 2025Updated 10 months ago
- Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8☆12Jul 31, 2018Updated 7 years ago
- A knockoff of the A1050 front mounted RAM Expansion for the Amiga 1000☆12Mar 12, 2024Updated last year
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Implementation of 8250 Complex Interface Adapter (CIA) in Verilog☆19Nov 14, 2021Updated 4 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- ☆21Feb 20, 2026Updated 2 weeks ago
- ☆27Jun 12, 2022Updated 3 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 8 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- GVP-Compatible 64-pin 4MB SIMM☆30Apr 29, 2025Updated 10 months ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Feb 26, 2026Updated last week
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- extract-adf, a tool that extracts files from (broken) Amiga OFS ADF/ADZ/DMS disk images☆33Feb 4, 2023Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- Amiga 500 PC AT 286 emulator board☆35May 28, 2024Updated last year
- Verilog code to replace the Commodore SDMAC found in the A3000☆44Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago