System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.
☆30Mar 30, 2020Updated 6 years ago
Alternatives and similar repositories for DMA8237A
Users that are interested in DMA8237A are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- Amiga 500 PC AT 286 emulator board☆37Jul 8, 2026Updated 3 months ago
- ☆13Mar 10, 2023Updated 3 years ago
- Amiga 600 with Gayle 1: VHDL implementation of PAL16L8B (XU1) with Lattice GAL16V8☆13Jul 31, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Amiga DSP3210 drivers & documentation☆12Jul 8, 2026Updated 3 months ago
- ☆14May 15, 2023Updated 3 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- ☆16Apr 21, 2019Updated 7 years ago
- Spartan-7 FPGA development board.☆11Apr 19, 2022Updated 4 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- Replacement Amiga 500 Mitsumi keyboard controller☆17Mar 8, 2026Updated 7 months ago
- Implementation of 8250 Complex Interface Adapter (CIA) in Verilog☆19Nov 14, 2021Updated 4 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A knockoff of the A1050 front mounted RAM Expansion for the Amiga 1000☆13Mar 12, 2024Updated 2 years ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Oct 1, 2026Updated last month
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆28Oct 27, 2026Updated last week
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆17May 14, 2026Updated 5 months ago
- Amiga 4091 hardware - Gerbers, Schematics, EasyEDA files, etc☆18Apr 3, 2026Updated 7 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 3 weeks ago
- FPGA implementation of Atari's Gauntlet arcade game☆10Apr 25, 2025Updated last year
- Firmware / Software for A4091 / A4091 Mini / A4092☆21Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 8086 / 80286 PC compatible computer board with FPGA☆47Jun 22, 2025Updated last year
- Arcade: Pacman for MiSTer☆24Jul 20, 2026Updated 3 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆56Jul 4, 2020Updated 6 years ago
- T80 - Z80 compatible CPU core, an attempt to collect and track all fixes in one place☆26May 19, 2023Updated 3 years ago
- ☆25Mar 9, 2024Updated 2 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆18Mar 22, 2017Updated 9 years ago
- PAL reversing☆14Jun 9, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- IDAPython-1.0.0 patches and .def file needed to build for IDA 5.0 free☆11Feb 20, 2015Updated 11 years ago
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 6 years ago
- DMA Hardware Description with Verilog☆20Dec 20, 2019Updated 6 years ago