srishis / DMA8237ALinks
System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.
☆28Updated 5 years ago
Alternatives and similar repositories for DMA8237A
Users that are interested in DMA8237A are comparing it to the libraries listed below
Sorting:
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- ☆137Updated 11 months ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- PCI bridge☆19Updated 11 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆92Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- Portable HyperRAM controller☆61Updated 11 months ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆34Updated 3 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Updated 4 years ago
- ☆35Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆102Updated last week
- FPGA based microcomputer sandbox for software and RTL experimentation☆72Updated 3 weeks ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆76Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆40Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- SPI core☆12Updated 11 years ago
- Spen's Official OpenOCD Mirror☆50Updated 8 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆123Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆51Updated last year
- A simple DDR3 memory controller☆61Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆23Updated 7 years ago
- UART 16550 core☆37Updated 11 years ago