umenthum / frizzleLinks
A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems and computer architecture classroom use in mind.
☆13Updated 5 years ago
Alternatives and similar repositories for frizzle
Users that are interested in frizzle are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- Implementation of a RISC-V CPU in Verilog.☆17Updated 7 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆33Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Quite OK image compression Verilog implementation☆22Updated 11 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆37Updated 10 months ago