RISC-V soft core running on Colorlight 5B-74B.
☆46Feb 14, 2021Updated 5 years ago
Alternatives and similar repositories for riscvOnColorlight-5A-75B
Users that are interested in riscvOnColorlight-5A-75B are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆114Aug 30, 2023Updated 3 years ago
- Notes for Colorlight-5A-75B.☆59Feb 26, 2026Updated 8 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- a collection of tools made while messing with the Colorlight 5A-75B V7.0 and some notes using ECP5 with Yosys☆24Oct 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny tips for Colorlight i5 FPGA board☆70Mar 26, 2021Updated 5 years ago
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 6 years ago
- Linsn RV901T HUB75 LED "Receiver Card" Reverse Engineering☆649May 30, 2025Updated last year
- 64x64 LED Cube based on the Colorlight 5a-75B LED driver board.☆113Jan 11, 2023Updated 3 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆72May 24, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- current focus on Colorlight i5 and i9 & i9plus module☆373Sep 15, 2026Updated last month
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆93Aug 13, 2021Updated 5 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- ☆28Nov 15, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A compact USB HID host core supporting low-speed and full-speed devices☆15Oct 25, 2026Updated 2 weeks ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆14Nov 2, 2018Updated 8 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Oct 26, 2026Updated 2 weeks ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated 2 years ago
- A simple (audio) synthesizer on the iCEBreaker FPGA.☆28Jan 26, 2020Updated 6 years ago
- a PCB that turns the Colorlight 5A-75B into an easy to use development FPGA platform for cheap☆22Apr 19, 2023Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Nov 3, 2026Updated last week
- A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)☆13Jul 8, 2021Updated 5 years ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 7 months ago
- GsD style kicad Libraries☆10Apr 4, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
Are these results useful?