ghent360 / riscvOnColorlight-5A-75BLinks
RISC-V soft core running on Colorlight 5B-74B.
☆31Updated 4 years ago
Alternatives and similar repositories for riscvOnColorlight-5A-75B
Users that are interested in riscvOnColorlight-5A-75B are comparing it to the libraries listed below
Sorting:
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆33Updated 2 years ago
- RISCV implementation in Verilog (RV32I spec)☆16Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆24Updated 4 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 5 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- A simple script to build open-source FPGA tools.☆52Updated 2 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Riegel Computer☆17Updated last year
- ☆14Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- SNES for MiSTer☆15Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 3 weeks ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Bluetooth gamepad receiver demo using ULX3S FPGA board + ESP32☆10Updated 4 years ago
- ☆25Updated 4 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆22Updated 5 years ago
- Document for Tang Nano FPGA board☆58Updated 5 years ago
- ☆44Updated 3 months ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆19Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago