ghent360 / riscvOnColorlight-5A-75B
RISC-V soft core running on Colorlight 5B-74B.
☆29Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscvOnColorlight-5A-75B
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆31Updated last year
- RISCV implementation in Verilog (RV32I spec)☆17Updated 3 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 4 years ago
- ☆15Updated 3 years ago
- ☆22Updated 4 years ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- Simplified environment for litex☆13Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- VHDL simulation model for PADAUK PDK microcontrollers☆18Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Document for Tang Nano FPGA board☆56Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆14Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆52Updated 5 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆36Updated 3 years ago
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆20Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Low-cost ECP5 FPGA development board☆76Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated this week