ghent360 / riscvOnColorlight-5A-75B
RISC-V soft core running on Colorlight 5B-74B.
☆28Updated 3 years ago
Related projects: ⓘ
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆29Updated last year
- RISCV implementation in Verilog (RV32I spec)☆16Updated 3 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆15Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- A 6800 CPU written in nMigen☆46Updated 3 years ago
- MR1 formally verified RISC-V CPU☆50Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- A flexible, simple, yet powerful FPGA development board.☆15Updated 6 years ago
- ☆22Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆33Updated 5 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 3 years ago
- Example Verilog code for Ulx3s☆38Updated 2 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Document for Tang Nano FPGA board☆56Updated 4 years ago
- Low-cost ECP5 FPGA development board☆75Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆52Updated 5 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆18Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆35Updated last year
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Flashing Pano Logic thin clients without a programmer☆38Updated 2 years ago
- A wishbone controlled FM transmitter hack☆21Updated 8 months ago
- Upduino v2 with the ice40 up5k FPGA demos☆78Updated last year
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Updated 5 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆43Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Sipeed Tang Nano Fully Opensource Toolchain Ledblink☆30Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- ice40 USB Analyzer☆57Updated 4 years ago