ElimuMichael / Memristor
ReRAM implementation on CNN
☆17Updated 5 years ago
Related projects: ⓘ
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆54Updated last year
- Framework for radix encoded SNN on FPGA☆11Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- ☆16Updated 3 years ago
- ☆12Updated 3 years ago
- A simulator for RRAM-based neural processor engine.☆30Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆9Updated 3 years ago
- Quantized training method for RRAM-based systems.☆12Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆14Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆10Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆26Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆30Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆50Updated last year
- A repository FPGA-friendly SNN models☆27Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆9Updated last year