ElimuMichael / Memristor
ReRAM implementation on CNN
☆18Updated 6 years ago
Alternatives and similar repositories for Memristor:
Users that are interested in Memristor are comparing it to the libraries listed below
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 4 years ago
- Modeling of memristors in LTSpise environment☆28Updated 6 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- ☆16Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- ☆18Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 4 years ago
- ☆17Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆32Updated 7 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- ☆9Updated 5 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆12Updated last year
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated last month
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆43Updated 5 years ago
- ☆37Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Spiking Neural Network RTL Implementation☆55Updated 3 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago