ElimuMichael / Memristor
ReRAM implementation on CNN
☆17Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Memristor
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Quantized training method for RRAM-based systems.☆12Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- ☆17Updated 3 years ago
- ☆13Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- A simulator for RRAM-based neural processor engine.☆30Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆54Updated 7 months ago
- Benchmark framework of synaptic device technologies for a simple neural network☆27Updated 4 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- Modeling of memristors in LTSpise environment☆20Updated last month
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- ☆23Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- A Behavior-Level Modeling Tool for Memristor-based Neuromorphic Computing Systems☆142Updated 6 months ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆25Updated last month