OpenDNN: An Open-source, cuDNN-like Deep Learning Primitive Library
☆26Dec 9, 2019Updated 6 years ago
Alternatives and similar repositories for OpenDNN
Users that are interested in OpenDNN are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Civilization simulator using C++ with some reinforcement learning☆21Dec 5, 2018Updated 7 years ago
- World championship code for Graph500☆26Feb 24, 2024Updated 2 years ago
- Artifacts of EVT ASPLOS'24☆29Mar 6, 2024Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Rate My Plate, Twitter Bot to rate the environmental impact of your food.☆10Mar 8, 2017Updated 8 years ago
- Real Time OCR Web App (React, NodeJS, Python and AWS)☆12Jan 5, 2023Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- 두물머리의 새 동료를 찾습니다.☆14Jan 18, 2019Updated 7 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- 慕课网python分布式爬虫源码-长期更新维护☆42Jul 3, 2018Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- 文档管理系统-电子文件合同管理系统☆12Jul 14, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Build a real-time AI-powered customer support platform for B2B SaaS using Next.js 15, Convex, Turborepo, Clerk, Vapi, Sentry...☆16Aug 29, 2025Updated 6 months ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- This streamlitapp is built for employers looking to match best candidate resumes against a particular job description.☆16Jan 7, 2024Updated 2 years ago
- ☆11May 8, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- 新闻聚合+新闻推荐网站☆10Jun 21, 2017Updated 8 years ago
- Home Page☆16Oct 4, 2025Updated 5 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- A CPP Console application that uses ftxui, and find the path between two points using diferent algoritms.☆13Jan 28, 2025Updated last year
- Examples for programming windows apps.☆10Jan 28, 2015Updated 11 years ago
- AI-based voice memo app that records your thoughts and helps break down tasks.Forked from https://github.com/Nutlope/notesGPT☆16Dec 8, 2024Updated last year
- OrangeHRM OXD component library☆12Feb 24, 2026Updated last week
- Saasify - A modern, fully responsive SaaS landing page built with Next.js, TailwindCSS, ShadCN, and Framer Motion, featuring dark/light m…☆21Jul 29, 2025Updated 7 months ago
- Artifact for PPoPP20 "Understanding and Bridging the Gaps in Current GNN Performance Optimizations"☆41Nov 16, 2021Updated 4 years ago
- Emulating DMA Engines on GPUs for Performance and Portability☆41May 17, 2015Updated 10 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Implement CollAFL using LLVM LTO pass on afl++.☆12Sep 24, 2020Updated 5 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago