apparentlymart / verilog-vga-simulatorLinks
Verilog VPI VGA Simulator using SDL
☆11Updated 10 years ago
Alternatives and similar repositories for verilog-vga-simulator
Users that are interested in verilog-vga-simulator are comparing it to the libraries listed below
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆32Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- A SoC for DOOM☆20Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated 3 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- ☆33Updated 3 years ago
- Portable HyperRAM controller☆62Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- simple hyperram controller☆12Updated 6 years ago
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- Wishbone interconnect utilities☆44Updated last month