apparentlymart / verilog-vga-simulatorLinks
Verilog VPI VGA Simulator using SDL
☆11Updated 10 years ago
Alternatives and similar repositories for verilog-vga-simulator
Users that are interested in verilog-vga-simulator are comparing it to the libraries listed below
Sorting:
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated 2 weeks ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆31Updated 4 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Portable HyperRAM controller☆62Updated last year
- A SoC for DOOM☆20Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆70Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- HDL components to build a customized Wishbone crossbar switch☆14Updated 6 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 7 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆17Updated 2 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 8 years ago