shaowei-cai-group / EasySATLinks
A Simple CDCL Solver
☆29Updated 2 years ago
Alternatives and similar repositories for EasySAT
Users that are interested in EasySAT are comparing it to the libraries listed below
Sorting:
- An advanced circuit-based sat solver☆29Updated 6 months ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- Bit-bLAsting solving Non-linear integer constraints.☆22Updated 2 months ago
- PyTorch implementation of NeuroSAT☆28Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- SATZilla SAT feature extraction tool☆10Updated last year
- ☆17Updated 7 months ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Updated 2 years ago
- ☆48Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- A generic parser and tool package for the BTOR2 format.☆42Updated last week
- Recent papers related to hardware formal verification.☆73Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- Hardware Formal Verification Tool☆64Updated last week
- AIGER And-Inverter-Graph Library☆87Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- Reads a state transition system and performs property checking☆87Updated this week
- ☆33Updated 3 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆17Updated 4 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆47Updated 8 months ago
- ☆29Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- ☆15Updated 2 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆127Updated this week