Alternatives and similar repositories for NahiViva

Users that are interested in NahiViva are comparing it to the libraries listed below

• ryuz / jelly
  Original FPGA platform
  ☆69Updated this week
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆108Updated 8 months ago
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated 2 months ago
• takasehideki / asp3_gr_peach_vscode
  TOPPERS/ASP3のVisual Studio Code向けビルド環境
  ☆10Updated 6 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• 771-8bit / SerialMonitorEssential
  ☆29Updated 9 months ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆107Updated 3 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 5 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆26Updated 2 weeks ago
• ikanoano / arty-videocap
  Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.
  ☆15Updated 4 years ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 6 months ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated last year
• icf3 / zevios
  original 8bit CPU of ICF3-Z
  ☆12Updated 5 years ago
• uchan-nos / kicad-diff-visualizer
  A tool to visualize differences of two PCB patterns created by KiCad
  ☆49Updated 2 months ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• aquaxis / synverll
  ☆15Updated 9 years ago
• shioyadan / advanced-computer-organization
  ☆173Updated last year
• d-kato / mbed-gr-libs
  Library group for GR-boards.
  ☆12Updated 5 years ago
• KyotoMicrocomputer / solid-rapi4
  SOLID for Raspberry Pi 4
  ☆36Updated last year
• kazuyamashi / cReComp
  ☆13Updated 7 years ago
• dtc-work / Qumico
  ☆37Updated 2 years ago
• ciniml / fpga_samples
  FPGA samples
  ☆23Updated 2 weeks ago
• jun1okamura / glossary_semiconductor_design_terms_for_beginners
  ☆15Updated 2 years ago
• NNgen / nngen
  NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
  ☆355Updated last year
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago