Alternatives and similar repositories for NahiViva

Users that are interested in NahiViva are comparing it to the libraries listed below

• ryuz / jelly
  Original FPGA platform
  ☆68Updated this week
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 6 months ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆31Updated last year
• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆162Updated 2 months ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆106Updated 3 years ago
• panda5mt / KyogenRV
  The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.
  ☆46Updated 4 years ago
• takasehideki / asp3_gr_peach_vscode
  TOPPERS/ASP3のVisual Studio Code向けビルド環境
  ☆10Updated 6 years ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆36Updated 11 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 5 years ago
• ikanoano / arty-videocap
  Repeat and capture the video signal with Digilent Arty-A7 and a video extender board.
  ☆15Updated 4 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated 3 months ago
• shibatchii / RISC-V
  RISC-V documentation transrate to Japanese.
  ☆73Updated 3 years ago
• ikwzm / ZynqMP-FPGA-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)
  ☆130Updated 2 years ago
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 5 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆25Updated 3 weeks ago
• NNgen / nngen
  NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
  ☆355Updated last year
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated 2 months ago
• shioyadan / advanced-computer-organization
  ☆162Updated 11 months ago
• HirokiNakahara / GUINNESS
  GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
  ☆181Updated 6 years ago
• DenadaiSenai / Jogo-Da-Velha-Arduino
  ☆1Updated 4 months ago
• horie-t / homemade-riscv
  『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ
  ☆13Updated 6 years ago
• cpuex2019-yokyo / core
  RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo
  ☆13Updated 5 years ago
• istellartech / OpenMOMO
  Sounding Rocket "MOMO"
  ☆65Updated 5 years ago
• tmatsuya / wiki
  ☆38Updated 8 years ago
• msyksphinz-self / support_ca_llvm_book
  ☆142Updated last year
• PyHDI / PyCoRAM
  Python-based Portable IP-core Synthesis Framework for FPGA-based Computing
  ☆53Updated 8 years ago
• ciniml / seccamp_2022_riscv_cpu
  セキュリティキャンプ 2022 Y4 RISC-V CPU自作ゼミ 講義資料
  ☆29Updated 11 months ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• icf3 / zevios
  original 8bit CPU of ICF3-Z
  ☆12Updated 5 years ago