Binary Neural Network Framework for FPGA(Differentiable LUT)
☆178Aug 12, 2025Updated last year
Alternatives and similar repositories for BinaryBrain
Users that are interested in BinaryBrain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Original FPGA platform☆76Updated this week
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Game Boy / Game Boy Color emulator running on an FPGA☆20Nov 2, 2025Updated 9 months ago
- GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA☆182Jul 20, 2019Updated 7 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Ubuntu 20.04 Desktop Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆14Nov 27, 2021Updated 4 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆18Sep 16, 2018Updated 7 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆368Oct 17, 2023Updated 2 years ago
- ☆12May 29, 2020Updated 6 years ago
- A CPU that executes brainf**k language. Can be synthesized on FPGA☆12Jul 28, 2017Updated 9 years ago
- System Verilog code describing a fully combinational binarized neural network.☆36Jul 6, 2018Updated 8 years ago
- KiCADをかっこよくして気分をアゲよう☆18Nov 28, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆39Jul 25, 2022Updated 4 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆172Nov 12, 2025Updated 9 months ago
- Proximal Mean-field for Neural Network Quantization☆21Apr 9, 2020Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- This is an unofficial implementation of the paper "Towards Total Recall in Industrial Anomaly Detection".☆24Jan 23, 2024Updated 2 years ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- Code for High-Capacity Expert Binary Networks (ICLR 2021).☆27Dec 3, 2021Updated 4 years ago
- User space mappable dma buffer device driver for Linux.☆698Mar 12, 2026Updated 5 months ago
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆31Feb 26, 2023Updated 3 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Jul 27, 2026Updated 3 weeks ago
- ☆31Aug 4, 2024Updated 2 years ago
- Pytorch implementation of our paper accepted by NeurIPS 2020 -- Rotated Binary Neural Network☆84Dec 30, 2022Updated 3 years ago
- ☆28May 9, 2016Updated 10 years ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆22Jul 27, 2026Updated 3 weeks ago
- Open-source Software Platform Based on TOPPERS/ASP Kernel, mbed and Arduino Library for Renesas GR-PEACH.☆12Mar 25, 2020Updated 6 years ago
- ☆12Jun 1, 2023Updated 3 years ago
- ☆13Jun 12, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The official implementation of BiViT: Extremely Compressed Binary Vision Transformers☆16Jun 18, 2023Updated 3 years ago
- MicroMouse Control Module☆20Nov 25, 2023Updated 2 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Code generation tool for control and status registers☆467Updated this week
- ☆238Mar 20, 2023Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆291Dec 5, 2019Updated 6 years ago